

# MM74HC943 300 Baud Modem

# **General Description**

The MM74HC943 is a full duplex low speed modem. It provides a 300 baud bidirectional serial interface for data communication over telephone lines and other narrow bandwidth channels. It is Bell 103 compatible.

The MM74HC943 utilizes advanced silicon-gate CMOS technology. Switched capacitor techniques are used to peform analog signal processing.

### MODULATOR SECTION

The modulator contains a frequency synthesizer and a sine wave synthesizer. It produces a phase coherent frequency shift keyed (FSK) output.

### LINE DRIVER AND HYBRID SECTION

The line driver and hybrid are designed to facilitate connection to a 600  $\Omega$  phone line. They can perform two to four wire conversion and drive the line at a maximum of -9 dBm.

## DEMODULATOR SECTION

The demodulator incorporates anti-aliasing filters, a receive filter, limiter, discriminator, and carrier detect circuit. The nine-pole receive filter provides 60 dB of transmitted tone rejection. The discriminator is fully balanced for stable operation.



- 5V supply
- Drives 600Ω at -9 dBm
- All filters on chip
- Transmit level adjustment compatible with universal
- service order code
- TTL and CMOS compatible logic
- All inputs protected against static damage
- Low power consumption
- Full duplex answer or originate operation
- Analog loopback for self test
- Power down mode

### Applications

- Built-in low speed modems
- Remote data collection
- Radio telemetry
- Credit verification
- Stand-alone modems
- Point-of-sale terminals
- Tone signaling systems
- Remote process control



© 1995 National Semiconductor Corporation TL/F/5349 RRD-B30M105/Printed in U. S. A.

MM74HC943 300 Baud Modem

PRELIMINARY

January 1988

# Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V<sub>CC</sub>)

DC Input Voltage (VIN)

Power Dissipation (P<sub>D</sub>) (Note 3)

S.O. Package only

DC Output Voltage (V<sub>OUT</sub>)

Clamp Diode Current (I<sub>IK</sub>, I<sub>OK</sub>)

DC Output Current, per pin (I<sub>OUT</sub>)

DC  $V_{CC}$  or GND Current, per pin (I<sub>CC</sub>)

Storage Temperature Range (T<sub>STG</sub>)

Lead Temp. (T<sub>L</sub>) (Soldering 10 seconds)

# **Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
DC Input or Output Voltage (V <sub>IN</sub> , V <sub>OUT</sub> )	0	V <sub>CC</sub>	V
Operating Temp. Range (T <sub>A</sub> ) MM74HC	-40	+85	°C
Input Rise or Fall Times (t <sub>r</sub> , t <sub>f</sub> )		500	ns
Crystal frequency		3.579	MHz

# DC Electrical Characteristics $v_{CC}{=}\,5V\,\pm10\,\%$ (unless otherwise specified)

-0.5 to +7.0V

 $\pm$  20 mA

 $\pm 25 \text{ mA}$ 

 $\pm$  50 mA

600 mW 500 mW

260°C

 $-\,1.5$  to  $V_{CC}^{}+\,1.5V$ 

-0.5 to  $V_{CC}\!+\!0.5V$ 

-65°C to +150°C

Symbol	Parameter	r Conditions $\begin{array}{c c} T_A = 25^{\circ}C & 74HC \\ T_A = -40 \text{ to } 8 \\ \hline Typ & Guaranteed Limits \end{array}$		25°C	74HC T <sub>A</sub> = - 40 to 85°C	Units
				anteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage			3.15	3.15	V
V <sub>IL</sub>	Maximum Low Level Input Voltage			1.1	1.1	V
V <sub>OH</sub>	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  = 20 \ \mu A$ $ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{ V}$	V <sub>CC</sub> -0.05	V <sub>CC</sub> -0.1 3.84	V <sub>CC</sub> -0.1 3.7	V V
V <sub>OL</sub>	Maximum Low Level Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  = 20 \ \mu A$ $ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{ V}$		0.1 0.33	0.1 0.4	V V
I <sub>IN</sub>	Maximum Input Current	$V_{IN} = V_{CC}$ or GND		±0.1	±1.0	μΑ
l <sub>oz</sub>	Output TRI-STATE® Leakage Current, RXD and CD Outputs	ALB=SQT=V <sub>CC</sub>			±5	μΑ
ICC	Maximum Quiescent Supply Current	$V_{IH} = V_{CC}, V_{IL} = GND$ ALB or SQT = GND	8.0	10.0	10.0	mA
I <sub>GNDA</sub>	Analog Ground Current	Transmit Level = $-9 \text{ dBm}$	1.0	2.0	2.0	mA
ICC	Power Down Supply Current	$ALB = SQT = V_{CC}$ $V_{IH} = V_{CC}, V_{IL} = GND$			300	μA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C. \*The demodulator specifications apply to the MM74HC943 operating with a modulator having frequency accuracy, phase jitter and harmonic content equal to or better than the MM74HC943 modulator.



# **Description of Pin Functions**

Pin No.	Name	Function	Pin No.	Name	Function
1	DSI	Driver Summing Input: This input may be used to transmit externally generated tones such as dual tone multifrequency (DTMF) di- aling signals.			ate filter performance. This pin may also be driven to evaluate the demodulator. RXA1 and RXA2 must be grounded during this test.
2	ALB	Analog Loop Back: A logic high on this pin causes the modulator output to be connect-			For normal modem operation FTLC is AC grounded via a 0.1 $\mu\text{F}$ bypass capacitor.
		ed to the demodulator input so that data is	11	TXD	Transmitted Data: This is the data input.
		looped back through the entire chip. This is	12	GND	Ground: This defines the chip 0V.
		simultaneously held high the chip powers down.	13	O/Ā	Originate/Answer mode select: When logic high this pin selects the originate mode of opportion
3	CD	Carrier Detect: This pin goes to a logic low when carrier is sensed by the carrier detect circuit.	14	SQT	Squelch Transmitter: This disables the mod- ulator when held high. The EXI input re-
4	CDT	Carrier Detect Timing: A capacitor on this pin sets the time interval that the carrier			mains active. If SQT and ALB are simulta- neously held high the chip powers down.
		must be present before the $\overline{CD}$ goes low.	15	RXA2	Receive Analog #2: RXA2 and RXA1 are
5	RXD	Received Data: This is the data output pin.			mended they produce a $600\Omega$ hybrid.
6	V <sub>CC</sub>	Positive Supply Pin: A +5V supply is recom-	16	RXA1	Receive Analog #1: See RXA2 for details.
7	CDA	Carrier Detect Adjust: This is used for ad-	17	TXA	Transmit Analog: This is the output of the line driver.
		rier detect hysteresis is set at 3 dB.	18	EXI	External Input: This is a high impedance in-
8	XTALD	Crystal Drive: XTALD and XTALS connect to a 3.5795 MHz crystal to generate a crys- tal locked clock for the chip. If an external crystic requires this clock XTALD should be			to transmit externally generated tones. When not used for this purpose it should be grounded to GNDA.
		sensed. If a suitable clock is already avail- able in the system. XTALD can be driven.	19	GNDA	Analog Ground: Analog signals within the chip are referred to this pin.
9	XTALS	Crystal Sense: Refer to pin 8 for details.	20	TLA	Transmit Level Adjust: A resistor from this
10	FTLC	Filter Test/Limiter Capacitor: This is con- nected to a high impedance output of the receiver filter. It may thus be used to evalu-			pin to $v_{CC}$ sets the transmit level.

# **Functional Description**

### INTRODUCTION

A modem is a device for transmitting and receiving serial data over a narrow bandwidth communication channel. The MM74HC943 uses frequency shift keying (FSK) of audio frequency tone. The tone may be transmitted over the switched telephone network and other voice grade channels. The MM74HC943 is also capable of demodulating FSK signals. By suitable tone allocation and considerable signal processing the MM74HC943 is capable of transmitting and receiving data simultaneously.

The tone allocation used by the MM74HC943 and other Bell 103 compatible modems is shown in Table I. The terms "originate" and "answer" which define the frequency allocation come from use with telephones. The modem on the end of the line which initiates the call is called the originate modem. The other modem is the answer modem.

	TABLE	I. Bell	103	Tone	Alloca	tion
--	-------	---------	-----	------	--------	------

Data	Originate Modem		Answer	Modem
Data	Transmit	Receive	Transmit	Receive
Space	1070Hz	2025Hz	2025Hz	1070Hz
Mark	1270Hz	2225Hz	2225Hz	1270Hz

### THE LINE INTERFACE

The line interface section performs two to four wire conversion and provides impedance matching between the modem and the phone line.

### THE LINE DRIVER

The line driver is a power amplifier for driving the line. If the modem is operating as an originate modem, the second harmonics of the transmitted tones fall close to the frequencies of the received tones and degrade the received signal to noise ratio (SNR). The line driver must thus produce low second harmonic distortion.

### THE HYBRID

The voltage on the telephone line is the sum of the transmitted and received signals. The hybrid subtracts the transmitted voltage from the voltage on the telephone line. If the telephone line was matched to the hybrid impedance, the output of the hybrid would be only the received signal. This rarely happens because telephone line characteristic impedances vary considerably. The hybrid output is thus a mixture of transmitted and received signals.

# Functional Description (Continued)

# THE DEMODULATOR SECTION

### The Receive Filter

The demodulator recovers the data from the received signals. The signal from the hybrid is a mixture of transmitted signal, received signals and noise. The first stage of the receive filter is an anti-alias filter which attenuates high frequency noise before sampling occurs. The signal then goes to the second stage of the receive filter where the transmitted tones and other noise are filtered from the received signal. This is a switch capacitor nine pole filter providing at least 60 dB of transmitted tone rejection. This also provides high attenuation at 60Hz, a common noise component.

### The Discriminator

The first stage of the discriminator is a hard limiter. The hard limiter removes from the received signal any amplitude modulation which may bias the demodulator toward a mark or a space. It compares the output of the receive filter to the voltage on the 0.1  $\mu F$  capacitor on the FTLC pin.

The hard limiter output connects to two parallel bandpass filters in the discriminator. One filter is tuned to the mark frequency and the other to the space frequency. The outputs of these filters are rectified, filtered and compared. If the output of the mark path exceeds the output of the space path the RXD output goes high. The opposite case sends RXD low.

The demodulator is implemented using precision switched capacitor techniques The highly critical comparators in the limiter and discriminator are auto-zeroed for low offset.

### **Carrier Detector**

The output of the discriminator is meaningful only if there is sufficient carrier being received. This is established in the carrier detection circuit which measures the signal on the line. If this exceeds a certain level for a preset period (adjustable by the CDT pin) the  $\overline{CD}$  output goes low indicating that carrier is present. Then the carrier detect threshold is lowered by 3 dB. This provides hysteresis ensuring the  $\overline{CD}$  output remains stable. If carrier is lost  $\overline{CD}$  goes high after the preset delay and the threshold is increased by 3 dB.

### MODULATOR SECTION

The modulator consists of a frequency synthesizer and a sine wave synthesizer. The frequency synthesizer produces one of four tones depending on the  $O/\overline{A}$  and TXD pins. The frequencies are synthesized to high precision using a crystal oscillator and variable dual modulus counter.

The counters used respond quickly to data changes, introducing negligible bit jitter while maintaining phase coherence.

The sine wave synthesizer uses switched capacitors to "look up" the voltages of the sine wave. This sampled signal is then further processed by switched capacitor and continuous filters to ensure the high spectral purity required by FCC regulations.

# **Applications Information**

### TRANSMIT LEVEL ADJUSTMENT

The transmitted power levels of Table II refer to the power delivered to a  $600\Omega$  load from the external  $600\Omega$  source

impedance. The voltage on the load is half the TXA voltage. This should be kept in mind when designing interface circuits which do not match the load and source inpedances.

The transmit level is programmable by placing a resistor from TLA to V<sub>CC</sub>. With a 5.5k resistor the line driver transmits a maximum of -9 dBm. Since most lines from a phone installation to the exchange provide 3 dB of attenuation the maximum level reaching the exchange will be -12 dBm. This is the maximum level permitted by most telephone companies. Thus with this programming the MM74HC943 will interface to most telephones. This arrangement is called the "permissive arrangement." The disadvantage with the permissive arrangement is that when the loss from a phone to the exchange exceeds 3 dB, no compensation is made and SNR may be unnecessarily degraded.

TABLE II.	Universal	Service	Order	Code	Resistor	Values

Line Loss (dB)	Transmit Level (dBm)	Programming Resistor (R <sub>TLA</sub> ) (Ω)
0	-12	Open
1	-11	19,800
2	-10	9,200
3	-9	5,490

### CARRIER DETECT THRESHOLD ADJUSTMENT

The carrier detect threshold is directly proportional to the voltage on CDA. This pin is connected internally to a high impedance source. This source has a nominal Thevenin equivalent voltage of 1.2V and output impedance of 100 k $\Omega$ . By forcing the voltage on CDA the carrier detect threshold may be adjusted. To find the voltage required for a given threshold the following equation may be used:

$V_{CDA} = 244 \times V_{ON}$	
$V_{CDA} = 345 \times V_{OFF}$	

### CARRIER DETECT TIMING ADJUSTMENT

CDT: A capacitor on Pin 4 sets the time interval that the carrier must be present before  $\overline{CD}$  goes low. It also sets the time interval that carrier must be removed before  $\overline{CD}$  returns high. The relevant timing equations are:

 $T_{\overline{CD}L}\cong 6.4{\times}C_{\overline{CDT}} \ \ \, \text{for } \overline{CD} \text{ going low}$ 

 $T_{\overline{CD}H} \cong 0.54 \times C_{CDT}$  for  $\overline{CD}$  going high

Where T\_{\overline{\text{CDL}}} \& T\_{\overline{\text{CDH}}} are in seconds, and C\_{CDT} is in  $\mu\text{F}.$ 

### DESIGN PRECAUTIONS

Power supplies to digital systems may contain high amplitude spikes and other noise. To optimize performance of the MM74HC943 operating in close proximity to digital systems, supply and ground noise should be minimized. This involves attention to power supply design and circuit board layout. Power supply decoupling close to the device is recommended. Ground loops should be avoided. For further discussion of these subjects see the Audio/Radio Handbook published by National Semiconductor Corporation.





# MM74HC943 300 Baud Modem



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications