National Semiconductor

54LS161A/DM54LS161A/DM74LS161A, 54LS163A/DM54LS163A/DM74LS163A Synchronous 4-Bit Binary Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The LS161A and LS163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. The clear function for the LS161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the LS163A is synchronous; and a low level at the clear inputs sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs. The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional

gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output.

Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur, regardless of the logic level of the clock.


These counters feature a fully independent clock circuit. Changes made to control inputs (enable P or T or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical propagation time, clock to Q output 14 ns
- Typical clock frequency 32 MHz
- Typical power dissipation 93 mW
- Alternate Military/Aerospace device (54LS161, 54LS163) is available. Contact a National Semiconductor Sales Office/Distributor for specificaitons.

Order Numbers 54LS161ADMQB, 54LS161AFMQB, 54LS161ALMQB, 54LS163ADMQB, 54LS163AFMQB, 54LS163ALMQB, DM54LS161AJ, DM54LS161AW, DM54LS163AJ, DM54LS163AW, DM74LS161AM, DM74LS161AN, DM74LS163AM or DM74LS163AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Connection Diagram



RRD-B30M105/Printed in U. S. A.

May 1992

©1995 National Semiconductor Corporation TL/F/6397

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS and 54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Ba	Г I	DM54LS16	1 A	C	0M74LS16	1A	Units	
oynibol	Parameter		Min	Nom	Мах	Min	Nom		Max
V _{CC}	Supply Voltage High Level Input Voltage Low Level Input Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH			2			2			V
VIL					0.7			0.8	V
I _{ОН}	High Level Output Current				-0.4			-0.4	mA
I _{OL}	Low Level Output Current				4			8	mA
fCLK	Clock Frequency	y (Note 1)	0		25	0		25	MH
	Clock Frequency	y (Note 2)	0		20	0		20	MH:
t _W	Pulse Width (Note 1)	Clock	20	6		20	6		- ns
		Clear	20	9		20	9		
	Pulse Width (Note 2)	Clock	25			25			– ns
		Clear	25			25			
ts∪	U Setup Time (Note 1) Setup Time (Note 2)	Data	20	8		20	8		ns
		Enable P	25	17		25	17		
		Load	25	15		25	15		
		Data	20			20			
		Enable P	30			30			ns
		Load	30			30			
t _H	Hold Time (Note 1)	Data	0	-3		0	-3		ns
		Others	0	-3		0	-3		
	Hold Time (Note 2)	Data	5			5			
		Others	5			5			ns
t _{REL}	Clear Release T	ime (Note 1)	20			20			ns
	Clear Release T	ime (Note 2)	25			25			ns
T _A	Free Air Operati	ng Temperature	-55		125	0		70	°C

Note 1: C_L = 15 pF, R_L = 2 k $\Omega,$ T_A = 25°C and V_{CC} = 5.5V.

Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25^{\circ}C$ and $V_{CC} = 5.5V$.

Symbol	Parameter		Conditions			Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	V _{CC} =	Min, $I_{\rm I} = -18$ mA				-1.5	v	
V _{OH}	High Level Output	V _{CC} =	Min, I _{OH} = Max	DM54	2.5	3.4		v	
	Voltage	$V_{IL} =$	$V_{IL} = Max, V_{IH} = Min$		2.7	3.4		1 `	
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		DM54		0.25	0.4	v	
	Voltage			DM74		0.35	0.5		
		$I_{OL} =$	4 mA, V _{CC} = Min	DM74		0.25	0.4	<u> </u>	
lj –	Input Current @ Max	$V_{CC} =$		Enable T			0.2		
	Input Voltage	V _I = 7	V	Clock			0.2	mA	
				Load			0.2		
			Others				0.1		
IIH	High Level Input	$V_{CC} =$		Enable T			40		
	Current VI =		2.7V	Clock			40	μA	
				Load			40		
				Others			20		
IIL	Low Level Input V _{CC} = Current V _I =			Enable T			-0.8	_ mA	
			.4V	Clock			-0.8		
				Load			-0.8		
				Others			-0.4		
I _{OS}	Short Circuit V _{CC} = Max			DM54	-20		-100	mA	
	Output Current	(Note 2	2)	DM74	-20		-100		
Іссн	Supply Current with Outputs High	V _{CC} = (Note :				18	31	mA	
ICCL	Supply Current with Outputs Low	V _{CC} = (Note 4				19	32	mA	
Note 2: Not m Note 3: I _{CCH} Note 4: I _{CCL} 'LS161	picals are at $V_{CC} = 5V$, $T_A = 25$ nore than one output should be sl is measured with the load high, th is measured with the clock input h Switching Char 5V and $T_A = 25^{\circ}C$ (See S	horted at a hen again w high, then ag	ith the load low, with all c gain with the clock input l istics	ther inputs high ow, with all othe	and all outputs on r inputs low and Load)				
at $v_{CC} = $					nL -		50 nE	Unite	
Symbol	Parameter		From (Input)	C _L =	15 pF	C _L = 1	oo he i	Onits	
	Parameter		From (Input) To (Output)	C _L =		C _L = Min	Max	onna	
	Parameter Maximum Clock Frequ	ency	· · · /		15 pF		-		
Symbol		ie	· · · /	Min	15 pF	Min	-		
Symbol f _{MAX} t _{PLH}	Maximum Clock Frequ Propagation Delay Tim	ne put ne	To (Output) Clock to	Min	15 pF Max	Min	Max	MHz	
Symbol	Maximum Clock Frequ Propagation Delay Tim Low to High Level Out Propagation Delay Tim	ne put ne put	To (Output) Clock to Ripple Carry Clock to	Min	15 pF Max 25	Min	Max 30	MHz	

						$R_L = 2 k\Omega$					
Symbol	Parame	eter		i (Input) Output)	CL	= 15 pF		C _L = 50) pF	Units	
			10 (0	Juipul)	Min	Ma	x	Min	Max		
t _{PLH}	Propagation D Low to High Le			to Any Q d Low)		24	Ļ		30	ns	
t _{PHL}				to Any Q d Low)		27			38	ns	
t _{PLH}	Low to High Level Output Rip Propagation Delay Time En			ole T to le Carry		14			27	ns	
t _{PHL}				ole T to le Carry		15	5		27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output			ear to ny Q		28	3		45	ns	
Recon	nmended O	perating	Condi	tions							
Symbol	Do	rameter			M54LS163	BA		DM74LS16	3A	Units	
Symbol	га	ameter		Min	Nom	Max	Min	Nom	Max		
V _{CC}	Supply Voltage			4.5	5	5.5	5 4.75	5	5.25	V	
VIH				2			2			V	
VIL						0.7			0.8	V	
он	High Level Output Current Low Level Output Current					-0.4			-0.4	mA	
OL						4			8	mA	
^f CLK	Clock Frequency (Note 1)			0		25	0		25	MHz	
	Clock Frequency (Note 2)			0		20	0		20	MHz	
tw	Pulse Width (Note 1)	Clock		20	6		20	6		-	
		Clear		20	9		20	9		- ns	
	Pulse Width	Clock		25			25			-	
	(Note 2)	Clear		25			25			– ns	
tsu	Setup Time	Data		20	8		20	8		ns	
	(Note 1)	Enable P		25	17		25	17			
		Load		25	15		25	15		1	
	Setup Time	Data		20			20			ns	
	(Note 2)	Enable P		30			30				
		Load		30			30				
ŀн	Hold Time	Data		0	-3		0	-3		- ns	
	(Note 1)	Others		0	-3		0	-3		113	
	Hold Time	Data		5			5			ns	
	(Note 2)	Others		5			5			113	
REL	Clear Release T	ime (Note 1)		20			20			ns	
	Clear Release T	ime (Note 2)		25			25			ns	
Γ _A	Free Air Operati	ng Temperatur	е	-55		125	0		70	°C	
	15 pF, $R_L = 2 k\Omega$, T_A 50 pF, $R_L = 2 k\Omega$, T_A								·		


Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	v
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$	DM74		0.25	0.4	
lı –	Input Current @ Max Input Voltage	$V_{CC} = Max$ $V_{I} = 7V$	Enable T			0.2	- mA
			Clock, Clear			0.2	
			Load			0.2	
			Others			0.1	
IIH	High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.7V$	Enable T			40	μΑ
			Load			40	
			Clock, Clear			40	
			Others			20	
IIL	Low Level Input Current	$V_{CC} = Max$ $V_I = 0.4V$	Enable T			-0.8	- mA
			Clock, Clear			-0.8	
			Load			-0.8	
			Others			-0.4	
los		V _{CC} = Max	DM54	-20		-100	- mA
		(Note 2)	DM74	-20		- 100	
ICCH	Supply Current with Outputs High	V _{CC} = Max (Note 3)			18	31	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 4)			18	32	mA


Note 3: I_{CCH} is measured with the load high, then again with the load low, with all other inputs high and all outputs open. Note 4: I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.


'LS163 Switching Characteristics


at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


		From (Input)					
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L =	Units	
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		25		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		30		38	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load High)		22		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load High)		27		38	ns














National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.