特性





12通道/8通道EEPROM可编程系统管理器, 提供非易失故障寄存器

概述

MAX16047/MAX16049 EEPROM可配置系统管理器用于 监测、跟踪多路系统电压,并对多路系统电压进行排序。 MAX16047最多可同时管理12路系统电压, MAX16049最多 可管理8路供电电压。这些器件集成了模/数转换器(ADC), 用于监测供电电压, 可配置输出用于对电压进行排序和 跟踪(在上电和断电期间)。对非易失EEPROM寄存器进行 配置可以存储电压上限和下限、设置时序和排序要求, 存储关键的故障数据,以便随后查找故障。

精度为1%的内部10位ADC对每路输入进行测量,并将结 果与电压上限、下限以及可选的上限或下限进行比较。 当被监测电压处于设置门限以外时, 触发故障报警输出。 允许配置三路独立的故障报警输出信号,用于不同故障 条件下的报警。

集成排序器/跟踪器能够精确控制12路(MAX16047)或8路 (MAX16049)电源的上电和断电顺序。4个通道(EN OUT1-EN OUT4)配合外部串联MOSFET, 支持闭环跟踪。6路带 有电荷泵的输出(EN_OUT1-EN_OUT6)经过配置后可直接 驱动MOSFET,不构成闭环跟踪。

MAX16047/MAX16049提供6路可编程通用输入/输出(GPIO)。 除了可通过EEPROM配置为I/O引脚外, GPIO可作为专用 的故障输出、看门狗输入或输出(WDI/WDO)或手动复位 $(\overline{MR})_{\circ}$

MAX16047/MAX16049提供两种方法进行故障管理,记录 发生关键故障期间的信息。故障记录器记录内部EEPROM 的故障,设置锁定位可以保护存储的故障数据不会被意 外擦除。

采用I²C/SMBus[™]兼容串口或JTAG串行接口配置MAX16047/ MAX16049。这些器件提供56引脚8mm x 8mm TQFN封装, 工作于-40°C至+85°C扩展级温度范围。

◆ 3V至14V供申

- ◆ 精度为1%的10位ADC能够监测12路/8路输入
- ◆ 为12路/8路被监测输入提供1个过压/1个欠压/1个可选 门限
- ♦ 非易失故障事件记录器
- ◆ 上电和断电排序
- ◆ 12路/8路输出用于排序/电源就绪指示
- ◆ 最多4个通道闭环跟踪
- ◆ 两路可编程故障输出, 一路复位输出
- ◆ 6路通用输入/输出可配置为: 专用故障输出 看门狗定时器功能 手动复位
- ◆ I²C/SMBus兼容串口和JTAG接口
- ◆ EEPROM可配置时间延迟、门限
- ◆ 100字节的内部用户EEPROM
- ◆ 56引脚(8mm x 8mm) TQFN封装
- ◆ -40°C至+85°C工作温度范围

应用

服务器

工作站

存储系统

网络/电信

定购信息

PART	PART TEMP RANGE		PKG CODE	
MAX16047ETN+	-40°C to +85°C	56 TQFN-EP*	T5688-3	
MAX16049ETN+	-40°C to +85°C	56 TQFN-EP*	T5688-3	


⁺表示无铅封装。


SMBus是Intel Corp.的商标。

选型指南和引脚配置在数据资料的最后给出。

Maxim Integrated Products 1

^{*}EP = 裸焊盘。





ABSOLUTE MAXIMUM RATINGS

712002012 III/ (7111110	
V _{CC} to GND	0.3V to +15V
	0.3V to +6V
GPIO_, EN_OUT7-EN_OUT12,	RESET
(configured as open drain) to	GND0.3V to +6V
EN_OUT1-EN_OUT6	
	GND0.3V to +12V
GPIO_, EN_OUT, RESET	
	GND0.3V to $(V_{DBP} + 0.3V)$
DBP, ABP to GND0.3V to	the lower of 3V and $(V_{CC} + 0.3V)$
	0.3V to +3.6V
TDO	0.3V to (V _{DBP} + 0.3V)

EN_OUT1-EN_OUT6
(configured as charge pump)0.3V to (VMON1-6 + 6V)
Continuous Current (all pins)±20mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
56-Pin TQFN (derate 47.6mW/°C above +70°C)3810mW*
Thermal Resistance
θJA21°C/W
θJC
Operating Temperature Range40°C to +85°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C

^{*}As per JEDEC 51 Standard, Multilayer Board (PCB).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 3V to 14V, T_A = -40°C to +85°C, unless otherwise specified. Typical values are at V_{CC} = 3.3V, T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operation Veltons Denne	\/	RESET output asserted low	1.4			V
Operating Voltage Range	V _C C		3		14	
Undervoltage Lockout	V _{UVLO}	(Note 2)			2.85	V
Undervoltage-Lockout Hysteresis	UVLO _{HYS}			50		mV
Supply Current	Icc	V _{CC} = 14V, V _{EN} = 3.3V, no load on any output		3.8	5	mA
DBP Regulator Voltage	V _{DBP}	C _{DBP} = 1µF, no load on any output	2.6	2.7	2.8	V
ABP Regulator Voltage	V _{ABP}	C _{ABP} = 1µF, no load	2.78	2.88	2.96	V
Boot Time	tBOOT	VCC > VUVLO		0.8	1.5	ms
Internal Timing Accuracy		(Note 3)	-5		+5	%
ADC						
ADC Resolution				10		Bits
ADOT		MON_ range set to '00' in r0Fh-r11h			0.65	
ADC Total Unadjusted Error (Note 4)	ADCERR	MON_ range set to '00' in r0Fh-r11h			0.75	% FSR
(Note 4)		MON_ range set to '00' in r0Fh-r11h			0.95]
ADC Integral Nonlinearity	ADCINL				0.8	LSB
ADC Differential Nonlinearity	ADC _{DNL}				0.8	LSB
ADC Total Monitoring Cycle Time	tCYCLE	All channels monitored, no MON_ fault detected (Note 5)		80	100	μs
MONI James Languages	Dur	MON1-MON4	46.5		100	1.0
MON_ Input Impedance	R _{IN}	MON5-MON12	65		140	kΩ

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 3V \text{ to } 14V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise specified.}$ Typical values are at $V_{CC} = 3.3V, T_A = +25^{\circ}\text{C}.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		MON_ range set to '00' in r0Fh-r11h		5.6		
ADC MON_ Ranges	ADCRNG	MON_ range set to '01' in r0Fh-r11h		2.8		V
		MON_ range set to '10' in r0Fh-r11h		1.4		V mV γ μA V mV %VTRK mV
		MON_ range set to '00' in r0Fh-r11h		5.46		
ADC LSB Step Size	ADC _{LSB}	MON_ range set to '01' in r0Fh-r11h		2.73		mV
		MON_ range set to '10' in r0Fh-r11h		1.36		
EN Input Voltage Threshold	V _{TH_EN_R}	EN voltage rising		0.525		\/
EN Input-Voltage Threshold	VTH_EN_F	EN voltage falling	0.487	0.500	0.512	V
EN Input Current	I _{EN}		-0.5		+0.5	μΑ
EN Input Voltage Range			0		5.5	V
CLOSED-LOOP TRACKING						
Tracking Differential Voltage Stop Ramp	VTRK	VINS_ > VTH_PL, VINS_ < VTH_PG		150		mV
Tracking Differential Voltage Hysteresis				20		%V _{TRK}
Tracking Differential Fault Voltage	V _{TRK_} F	VINS_ > VTH_PL, VINS_ < VTH_PG	285	330	375	mV
		Slew-rate register set to '00'	640	800	960	
Track/Sequence Slew-Rate Rising	TDV	Slew-rate register set to '01'	320	400	480	\//o
or Falling	TRK _{SLEW}	Slew-rate register set to '10'	160	200	240	V/S
		Slew-rate register set to '11'	80	100	120	
		Power-good register set to '00,' VMON_ = 3.5V	94	95	96	
INO D. C. LTL. L.L.	.,,	Power-good register set to '01,' VMON_ = 3.5V	91.5	92.5	93.5	0/1/
INS_ Power-Good Threshold	VTH_PG	Power-good register set to '10,' VMON_ = 3.5V	89	90	91	%VMON_
		Power-good register set to '11,' VMON_ = 3.5V	86.5	87.5	88.5	
Power-Good Threshold Hysteresis	V _{PG_HYS}			0.5		%VTH_PG
Power-Low Threshold	V _{TH_PL}	INS_ falling	125	142	160	mV
Power-Low Hysteresis	VTH_PL_HYS			10		mV
GPIO_Input Impedance	GPIOINR	GPIO_ configured as INS_	75	100	145	kΩ
INS_ to GND Pulldown Impedance when Enabled	INS _{RPD}	V _{INS_} = 2V		100		Ω

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 3V \text{ to } 14V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 3.3V, T_A = +25^{\circ}\text{C.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
OUTPUTS (EN_OUT_, RESET, GPIO_)								
Output-Voltage Low	VoL	I _{SINK} = 2mA			0.4	V		
Output-Voltage High (Push-Pull)		ISOURCE = 100µA	2.4			V		
					1			
Output Leakage (Open Drain)	lout_lkg	GPIO1-GPIO4, V _{GPIO} = 3.3V		1		μΑ		
		GPIO1-GPIO4, V _{GPIO} = 5V			22]		
EN_OUT_ Overdrive (Charge Pump) (EN_OUT1 to EN_OUT6 Only) Volts above V _{MON_}	V _{OV}	IGATE_ = 0.5μA	4.6	5.1	5.6	V		
EN_OUT_ Pullup Current (Charge Pump)	ICHG_UP	During power-up/power-down, VGATE_ = 1V	4.5	6		μΑ		
EN_OUT_ Pulldown Current (Charge Pump)	ICHG_DOWN	During power-up/power-down, VGATE_ = 5V		10		μА		
INPUTS (A0, GPIO_)			•					
Logic-Input Low Voltage	VIL				0.8	V		
Logic-Input High Voltage	VIH		2.0			V		
SMBus INTERFACE								
Logic-Input Low Voltage	VIL	Input voltage falling			0.8	V		
Logic-Input High Voltage	V _{IH}	Input voltage rising	2.0			V		
Input Leakage Current		V _{CC} shorted to GND, SCL/SDA at 0V or 3.3V	-1		+1	μΑ		
			-1		+1			
Output-Voltage Low	V _{OL}	ISINK = 3mA			0.4	V		
Input Capacitance	CIN			5		pF		
SMBus TIMING	,	T	1		400	T		
Serial Clock Frequency Bus Free Time Between STOP	fscl		1.0		400	kHz		
	tBUF		1.3 0.6			μs		
START Condition Setup Time START Condition Hold Time	tsu:sta		0.6			μs		
STOP Condition Setup Time	t _{HD:STA}		0.6			μs		
Clock Low Period	tsu:sto		1.3			μs		
Clock High Period	tulou		0.6			μs		
Data Setup Time	tournat		+			μs		
Output Fall Time	tsu:DAT	10pF ≤ C _{BUS} ≤ 400pF	100		250	ns		
Data Hold Time	tuppat	From 50% SCL falling to SDA change	0.3			ns		
Pulse Width of Spike Suppressed	thd:dat tsp	Trom 50 % SCL failing to SDA change	0.3	30	0.9	µs ns		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 3V \text{ to } 14V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 3.3V, T_A = +25^{\circ}\text{C.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
JTAG INTERFACE								
TDI, TMS, TCK Logic-Low Input Voltage	V _{IL}	Input voltage falling			0.55	V		
TDI, TMS, TCK Logic-High Input Voltage	VIH	Input voltage rising	2			V		
TDO Logic-Output Low Voltage	V _{OL_TDO}	V _{DBP} ≥ 2.5V, I _{SINK} = 2mA			0.4	V		
TDO Logic-Output High Voltage	Voh_tdo	V _{DBP} ≥ 2.5V, I _{SOURCE} = 200µA	2.4			V		
TDO Leakage Current		TDO high impedance	-1		+1	μΑ		
TDI, TMS Pullup Resistors	RJPU	Pullup to V _{DBP}	7	10	13	kΩ		
Input/Output Capacitance	C _{I/O}			5		рF		
JTAG TIMING								
TCK Clock Period	t ₁				1000	ns		
TCK High/Low Time	t _{2,} t ₃		50	500		ns		
TCK to TMS, TDI Setup Time	t ₄		15			ns		
TCK to TMS, TDI Hold Time	t ₅		15			ns		
TCK to TDO Delay	t ₆				500	ns		
TCK to TDO High-Z Delay	t ₇			·	500	ns		
EEPROM TIMING								
EEPROM Byte Write Cycle Time	twR	(Note 6)		10.5	12	ms		

- Note 1: Specifications are guaranteed for the stated global conditions, unless otherwise noted. 100% production tested at $T_A = +25$ °C and $T_A = +85$ °C. Specifications at $T_A = -40$ °C are guaranteed by design.
- Note 2: VuvLO is the minimum voltage on VCC to ensure the device is EEPROM configured.
- Note 3: Applies to RESET, fault, delay, and watchdog timeouts.
- **Note 4:** Total unadjusted error is a combination of gain, offset, and quantization error.
- Note 5: Guaranteed by design.
- Note 6: An additional cycle is required when writing to configuration memory for the first time.




图1. I²C/SMBus时序图







图2. JTAG时序图

典型工作特性


($V_{CC} = 3.3V$, $T_A = +25$ °C, unless otherwise noted.)









TRANSIENT DURATION vs. THRESHOLD OVERDRIVE (EN)








MON_ PUV THRESHOLD OVERDRIVE vs. TRANSIENT DURATION





OUTPUT-VOLTAGE LOW vs. SINK CURRENT




典型工作特性(续)


 $(V_{CC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$









FET TURN-ON WITH CHARGE PUMP








TRACKING MODE WITH FAST SHUTDOWN





SEQUENCING MODE





典型工作特性(续)

 $(V_{CC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$










引脚说明

引脚			-1.00
MAX16047	MAX16049	- 名称	功能
1–8	1–8	MON1-MON8	ADC监测电压输入。通过配置寄存器设置每一MON_的ADC输入范围,测试结果写入ADC寄存器,可以通过I ² C或JTAG接口读取。
9–12	_	MON9-MON12	ADC监测电压输入。通过配置寄存器设置ADC输入范围,测试结果写入ADC寄存器,可以通过1 ² C或JTAG接口读取。
13	13	RESET	可配置复位输出。
14	14	A0	4态SMBus地址,POR时采样地址。当连接多个器件时,A0可以接地、DBP、SCL或SDA,以设置不同的地址,请参考 $I^2C/SMBus$ 兼容串行接口部分。
15	15	SCL	SMBus串行时钟输入。
16	16	SDA	SMBus串行数据开漏输入/输出。
17	17	TMS	JTAG测试模式选择。
18	18	TDI	JTAG测试数据输入。
19	19	TCK	JTAG测试时钟。
20	20	TDO	JTAG测试数据输出。
21, 40	21, 40	GND	地,将所有的GND连接在一起。
22	22	GPIO6	通用输入/输出。GPIO6和GPIO5配置为开漏或推挽输出、专用故障输出或用于看门狗 功能。GPIO5可以配置为看门狗输入(WDI),GPIO6配置为看门狗输出(WDO)。GPIO6
23	23	GPIO5	也可以配置用于裕量调节功能,通过EEPROM配置GPIO5和GPIO6,请参考通用输入/输出部分。
24	24	EN	模拟使能输入。利用大于0.525V (典型值)门限的电压使能所有输出。当EN下降到低于0.5V (典型值)时,触发关断过程,所有输出被禁止。
25–36	9–12, 25–36, 53–56	N.C.	没有连接,不得连接。

引脚说明(续)

31	脚	<i>h</i> , ₹L	-1.00
MAX16047	MAX16049	名称	功能
37	37	ABP	内部模拟电源旁路,采用一个1μF陶瓷电容将ABP旁路至GND。ABP对MAX16047/ MAX16049的内部电路供电,不要用ABP对任何外部电路供电。
38	38	Vcc	电源输人,采用一个 10μ F陶瓷电容将 V_{CC} 旁路至 GND 。
39	39	DBP	内部数字电源旁路,采用一个1µF陶瓷电容将DBP旁路至GND。DBP为EEPROM存储器、内部逻辑电路供电,当可编程输出配置为电荷泵时,为内部电荷泵供电。所有推挽输出都以DBP为参考,不要用DBP对任何外部电路供电。
41	41	GPIO1	通用输入/输出1。GPIO1可以配置为逻辑输入、用于闭环跟踪的返回检测线、开漏/推挽故障指示输出或开漏/推挽输出端口。通过EEPROM配置GPIO1,请参考通用输入/输出部分。
42	42	GPIO2	通用输入/输出2。GPIO2可以配置为逻辑输入、用于闭环跟踪的返回检测线、开漏/推挽故障指示输出或开漏/推挽输出端口。通过EEPROM配置GPIO2,请参考通用输入/输出部分。
43	43	GPIO3	通用输入/输出3。GPIO3可以配置为逻辑输入、用于闭环跟踪的返回检测线、开漏/推挽故障指示输出或开漏/推挽输出端口。通过EEPROM配置GPIO3,请参考通用输入/输出部分。
44	44	GPIO4	通用输入/输出4。GPIO4可以配置为逻辑输入、用于闭环跟踪的返回检测线、开漏/推挽故障指示输出或开漏/推挽输出端口。GPIO4也可以配置为低电平有效的手动复位,MR。通过EEPROM配置GPIO4,请参考通用输入/输出部分。
45–50	45–50	EN_OUT1- EN_OUT6	输出,EN_OUT1-EN_OUT6可以设置成高电平有效/低电平有效逻辑,开漏或推挽输出。对EEPROM进行编程,将EN_OUT1-EN_OUT6配置为电荷泵输出,输出高于被监视输入电压5V (V _{MON} _ + 5V)。EN_OUT1-EN_OUT4也可以用于闭环跟踪。
51, 52	51, 52	EN_OUT7- EN_OUT8	输出, EN_OUT_可以设置成低电平有效/高电平有效逻辑, 开漏或推挽输出。
53–56	_	EN_OUT9- EN_OUT12	输出,EN_OUT_可以设置成低电平有效/高电平有效逻辑,开漏或推挽输出。
_	_	EP	裸焊盘,内部连接至GND。需要外部接GND,EP可以起到散热片的作用,提高散热能力。不要把它用作主要的接地端。

功能框图



寄存器总结(所有寄存器为8位字节宽度)

注: 本数据资料采用特殊的约定方式表示地址中的比特位置。例如, rl5h[3:0]代表地址为15 (十六进制)的寄存器的第3位到第0位。

页	寄存器	说明
	ADC转换结果 (寄存器r00h至r17h)	输入ADC转换结果。正常工作期间,ADC直接写人这些寄存器。由寄存器r0Fh至r11h 选择ADC输人范围(MON1-MON12)。
扩展	故障电源标志 (寄存器r18h至r19h)	电压故障标志位,每一输入信号超出欠压或过压门限时的标志。
	GPIO数据 (寄存器r1Ah至r1Bh)	GPIO状态数据,用于回读并控制每一GPIO的状态。
	ADC范围选择 (寄存器r0Fh至r11h)	ADC输入电压范围,选择被监测输入的电压范围。
	故障操作 (寄存器r47h至r4Ch)	选择器件在发生故障时怎样工作。选项包括故障锁定或自动重试,自动重试延时可选 (r4Fh)。使用寄存器r48h至r4Ch选择触发故障指示的故障状态。
	GPIO配置 (寄存器rlCh至rlEh)	通用输入/输出配置寄存器。GPIO配置为手动复位输入、裕量禁止输入、看门狗定时器输入和输出、逻辑输入/输出、相应的故障输出以及用于闭环跟踪的反馈/下拉输入(INS_)。
	过压和欠压门限 (寄存器r23h至r46h)	输入过压和欠压门限,ADC转换结果与存储在这里的过压和欠压门限进行比较。MON_超过门限值,触发故障指示。
默认和 EEPROM	可编程输出配置 (寄存器r1Fh至r22h)	可编程输出配置,可选输出配置包括:低电平有效或高电平有效、开漏或推挽输出。 EN_OUT1-EN_OUT6可配置为电荷泵输出,EN_OUT1-EN_OUT4还可配置为闭环跟踪。
	RESET和故障输出 (寄存器r15h至r1Bh)	RESET、FAULTI和FAULT2输出配置。设置RESET、FAULTI和FAULT2的输出功能,以及它们取决于哪一路输入。
	排序模式配置 (寄存器r50h至r5Bh, 以及r5Eh至r63h)	为排序分配输入和输出。寄存器r50h至r54h选择排序延时(20µs至1.6s),通过寄存器r54h 使能/禁止断电时的反向排序。
	Software Enable和裕量 (寄存器r4Dh)	使用寄存器r4Dh设置Software Enable位,选择预警门限和欠压/过压、使能/禁止裕量调节、使能/禁止看门狗的相关/独立模式。
	看门狗功能 (寄存器r55h)	配置GPIO5和GPIO6的看门狗功能。
EEDDOM	故障记录结果 (寄存器r00h至r0Eh)	发生故障时的ADC转换结果和故障电源标志。发生关键故障时,由故障事件记录器记录这些数值。
EEPROM	用户EEPROM (寄存器r9Ch至rFFh)	用户EEPROM。

详细说明

访问EEPROM

开始工作

MAX16047最多可同时管理12路系统电压,MAX16049最多可管理8路系统电压。启动后,如果EN是高电平,Software Enable 位被置'0',内部多路复用器循环监测每一路输入。每当多路复用器停止时,10位ADC将监测的模拟电压转换为数字结果,并将结果存储到寄存器中。多路复用器每完成一次转换(最长8.3µs),内部逻辑电路将转换结果与存储器中的过压和欠压门限进行比较。当转换结果超出设置的门限时,相应的转换可以视为发生故障。可以根据多种故障组合设置逻辑输出。此外,可以对故障进行配置,以触发非易失故障记录器,记录器将所有故障信息自动写入EEPROM,并对数据进行写保护,以防止意外擦除数据。

MAX16047/MAX16049同时提供I²C/SMBus和JTAG串行接口,用于访问寄存器和EEPROM,任何时候只能使用一种接口。关于通过这些接口对内部存储器的访问操作,请参考*I*²C/SMBus兼容串行接口和JTAG串行接口部分。寄存器划分成3页,由特殊的I²C和JTAG命令控制访问。

所有RAM寄存器在POR (上电复位)时的默认设置为'0'。当V_{CC}达到2.85V (最大值)的欠压闭锁(UVLO)门限时产生POR。POR时,器件开始启动排序过程。在启动排序过程中,屏蔽所有监测输入以防止初始化故障,EEPROM的内容复制到各自的寄存器。启动期间,不能通过串行接口访问MAX16047/MAX16049。启动过程持续时间为1.5ms,随后器件就绪,进行正常工作。RESET在启动过程中为低电平,并在启动完成后,所有被监测通道处于各自的门限范围内时,在规定的超时周期内持续保持低电平。启动期间,GPIO和EN OUT均为高阻态。

MAX16047/MAX16049存储器划分成3个独立页面,默认页面由POR时的默认设置进行选择,含有器件所有功能的配置位。扩展页面含有ADC转换结果、GPIO输入和输出寄存器。最后,EEPROM页面包含了所有存储的配置信息以及保存的故障数据和用户定义数据,请参考寄存器映射表中每一寄存器功能的详细信息。

在执行启动过程中,EEPROM (r0Fh至r7Dh)的内容复制到默认页面(r0Fh至r7Dh)。EEPROM页面的寄存器r00h至r0Eh包含了保存的故障数据。

通过JTAG和I²C接口访问所有3个页面。每一接口提供选择或不选择某一页面的命令:

- 98h(I²C)/09h(JTAG)—切换到扩展页面,99h(I²C)/0Ah (JTAG)切换到默认页面。
- 9Ah(I²C)/0Bh(JTAG)—切换到EEPROM页面, 9Bh(I²C)/ 0Ch(JTAG)切换到默认页面。

请参考I²C/SMBus兼容串行接口或JTAG串行接口部分。

电源

 V_{CC} 加载3V至14V的电源对MAX16047/MAX16049供电,采用一个 10μ F电容将 V_{CC} 旁路至地。两个内部稳压器ABP和DBP为器件的模拟和数字电路供电,不要用ABP和DBP为外部电路供电。

ABP是2.85V (典型值)稳压器,为内部模拟电路供电。采用一个1μF陶瓷电容将ABP输出旁路至GND,电容应尽可能靠近器件安装。

DBP是内部2.7V (典型值)稳压器,EEPROM和数字电路由DBP供电。所有推挽输出都以DBP为参考,当可编程输出配置为电荷泵输出时,DBP为内部电荷泵提供输入电压。采用一个1µF陶瓷电容将DBP输出旁路至GND,电容应尽可能靠近器件安装。

使能

为了开启排序/跟踪并使能监测功能,EN电压必须大于 0.525V,r4Dh[0]的 $\overline{Software\ Enable}$ 位必须设置为'0'。关 断并禁止监测功能时,将EN拉至0.5V以下或将 $\overline{Software\ Enable}$ 位置为'1',请参考表1所示软件使能位配置。如果不使用EN,将其连接至ABP。

如果在上电过程中发生故障,EN_OUT_输出被立即关断,与EN的状态无关。如果工作在闭锁故障模式,触发EN或触发Software Enable位即可清除锁定状态,一旦故障状态消失则重新启动器件。

表1. EEPROM软件使能配置

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
4Dh	0	Software Enable bit 0 = Enabled. EN must also be high to begin sequencing 1 = Disabled (factory default)
	1	Margin bit 1 = Margin functionality is enabled 0 = Margin disabled
	2	Early Warning Selection bit 0 = Early warning thresholds are undervoltage thresholds 1 = Early warning thresholds are overvoltage thresholds
	3	Watchdog Mode Selection bit 0 = Watchdog timer is in dependent mode 1 = Watchdog timer is in independent mode
	[7:4]	Not used

电压监视

MAX16047/MAX16049提供内部10位ADC用于监测MON_电压输入,内部多路复用器循环监测12路输入的每一路,完成一次监测的时间需要100µs (典型值),每次采集时间大约为8.3µs。每当多路复用器停止时,10位ADC将模拟输入转换为数字结果,并将结果存储到寄存器。ADC转换结果存储在扩展页面寄存器r00h至r17h内,可通过I²C或JTAG串行接口读取ADC转换结果。请参考*I²C/SMBus*兼容串行接口或JTAG串行接口部分,了解访问扩展页面的详细信息。

MAX16047提供12路输入MON1-MON12用于电压监测; MAX16049提供8路输入MON1-MON8用于电压监测。可 以在寄存器r0Fh至r11h (参见表2)中设置每路输入电压的 范围。当MON_配置寄存器置为'11'时,不监测MON_电压,也不进行转换,多路复用器不会停止在这些输入上,从而缩短了循环检测时间。这些输入不能用来触发故障状态。

每路监测电压的三个可编程门限为过压、欠压和预警门限,可以在r4Dh[2]中将其设置为欠压或过压门限。请参考故障部分,了解过压和欠压门限设置的详细信息。所有电压门限均为8位字节宽度。10位ADC的8位MSB转换结果与过压、欠压门限进行对比。

对于要监测的欠压、过压条件以及任何故障检测,MON_输入必须分配为特定的顺序。请参考排序部分,了解分配MON 输入的详细信息。

表2. 输入监测范围和使能

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
	[1:0]	MON1 Voltage Range Selection: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON1 is not converted or monitored
0Fh	[3:2]	MON2 Voltage Range Selection: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON2 is not converted or monitored
OI II	[5:4]	MON3 Voltage Range Selection: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON3 is not converted or monitored
	[7:6]	MON4 Voltage Range Selection: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON4 is not converted or monitored
	[1:0]	MON5 Voltage Range Selection: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON5 is not converted or monitored
401	[3:2]	MON6 Voltage Range Selection: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON6 is not converted or monitored
10h	[5:4]	MON7 Voltage Range Selection: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON7 is not converted or monitored
	[7:6]	MON8 Voltage Range Selection: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON8 is not converted or monitored

表2. 输入监测范围和使能(续)

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
	[1:0]	MON9 Voltage Range Selection*: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON9 is not converted or monitored
116	[3:2]	MON10 Voltage Range Selection*: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON10 is not converted or monitored
11h	[5:4]	MON11 Voltage Range Selection*: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON11 is not converted or monitored
	[7:6]	MON12 Voltage Range Selection*: 00 = From 0 to 5.6V in 5.46mV steps 01 = From 0 to 2.8V in 2.73mV steps 10 = From 0 to 1.4V in 1.36mV steps 11 = MON12 is not converted or monitored

^{*}仅指MAX16047

扩展存储器页面含有ADC转换结果寄存器(参见表3)。这些寄存器也用于故障门限的内部对比。电压监测门限与转换结果的8位MSB进行对比。ADC不转换没有使能的输入,它们存储的是通道被禁止前的最后一次采集数据。

ADC转换结果寄存器在开启时复位为00h,执行重新启动命令时,这些寄存器不再复位。

表3. ADC转换寄存器

EXTENDED PAGE ADDRESS	BIT RANGE	DESCRIPTION
00h	[7:0]	MON1 ADC Conversion Result (MSB)
0.1%	[7:6]	MON1 ADC Conversion Result (LSB)
01h	[5:0]	Reserved
02h	[7:0]	MON2 ADC Conversion Result (MSB)
006	[7:6]	MON2 ADC Conversion Result (LSB)
03h	[5:0]	Reserved
04h	[7:0]	MON3 ADC Conversion Result (MSB)
OFh	[7:6]	MON3 ADC Conversion Result (LSB)
05h	[5:0]	Reserved
06h	[7:0]	MON4 ADC Conversion Result (MSB)
0.71-	[7:6]	MON4 ADC Conversion Result (LSB)
07h	[5:0]	Reserved
08h	[7:0]	MON5 ADC Conversion Result (MSB)
001	[7:6]	MON5 ADC Conversion Result (LSB)
09h	[5:0]	Reserved
0Ah	[7:0]	MON6 ADC Conversion Result (MSB)
ODI	[7:6]	MON6 ADC Conversion Result (LSB)
0Bh	[5:0]	Reserved
0Ch	[7:0]	MON7 ADC Conversion Result (MSB)
0Dh	[7:6]	MON7 ADC Conversion Result (LSB)
ווטט	[5:0]	Reserved
0Eh	[7:0]	MON8 ADC Conversion Result (MSB)
0Fh	[7:6]	MON8 ADC Conversion Result (LSB)
UFN	[5:0]	Reserved
10h	[7:0]	MON9 ADC Conversion Result (MSB)*
11h	[7:6]	MON9 ADC Conversion Result (LSB)*
LIN	[5:0]	Reserved
12h	[7:0]	MON10 ADC Conversion Result (MSB)*
13h	[7:6]	MON10 ADC Conversion Result (LSB)*
13[1	[5:0]	Reserved
14h	[7:0]	MON11 ADC Conversion Result (MSB)*
1 <i>E</i> h	[7:6]	MON11 ADC Conversion Result (LSB)*
15h	[5:0]	Reserved
16h	[7:0]	MON12 ADC Conversion Result (MSB)*
17h	[7:6]	MON12 ADC Conversion Result (LSB)*
1711	[5:0]	Reserved
*/7 #EMA V16047		

^{*}仅指MAX16047



通用输入/输出

GPIO1-GPIO6是可编程通用输入/输出。GPIO1-GPIO6可配置为手动复位输入、裕量禁止输入、看门狗定时器输入/输出以及逻辑输入/输出、与故障相关的输出或闭环跟

踪时的反馈输入(INS_)。当设置为输出时,GPIO为开漏或推挽输出。请参考表4至表5的寄存器rlCh至rlEh,了解配置GPIO1-GPIO6的详细信息。

表4. 通用IO配置寄存器

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
	[2:0]	GPIO1 Configuration Register
1Ch	[5:3]	GPIO2 Configuration Register
	[7:6]	GPIO3 Configuration Register (LSB)
	[0]	GPIO3 Configuration Register (MSB)
1Dh	[3:1]	GPIO4 Configuration Register
IDII	[6:4]	GPIO5 Configuration Register
	[7]	GPIO6 Configuration Register (LSB)
1Eh	[1:0]	GPIO6 Configuration Register (MSB)
	[7:2]	Reserved

表5. GPIO模式选择

CONFIGURATION BITS	GPIO1	GPIO2	GPIO3	GPIO4	GPIO5	GPIO6
000	INS1	INS2	INS3	INS4	_	MARGIN input
001	Push-pull logic input/output	Push-pull logic input/output	Push-pull logic input/ output	Push-pull logic input/output	Push-pull logic input/output	Push-pull logic input/output
010	Open-drain logic input/output	Open-drain logic input/output	Open-drain logic input/ output	Open-drain logic input/output	Open-drain logic input/ output	Open-drain logic input/ output
011	Push-pull Any_Fault output	Push-pull Any_Fault output	Push-pull Any_Fault output	Push-pull Any_Fault output	Push-pull FAULT1 output	Push-pull FAULT2 output
100	Open-drain Any_Fault output	Open-drain Any_Fault output	Open-drain Any_Fault output	Open-drain Any_Fault output	Open-drain FAULT1 output	Open-drain FAULT2 output
101	Logic input	Logic input	Logic input	Logic input	Logic input	Logic input
110	_	_	_	_	_	Open-drain WDO output
111	_	_	_	MR input	WDI input	Open-drain FAULTPU output

注:破折号"—"表示保留的GPIO配置,不要将GPIO设置为这些值。

电压跟踪检测(INS_)输入

GPIO1-GPIO4配置为反馈检测的返回输入(INS_),用于闭环跟踪。将外部n沟道MOSFET的栅极与配置为闭环跟踪的EN_OUT_相连接,将INS_输入与MOSFET源极相连,实现跟踪反馈。

内部比较器监测与上电/断电时控制跟踪斜坡电压相关的 INS_,并控制每路EN_OUT_电压。正常工作状态下,每路INS_电压跟踪斜坡电压,直到达到电源就绪的电压门限。可以设置斜坡电压的摆率以及INS_至MON_电源就绪的门限,请参考闭环跟踪部分。

INS_连接也可以用作闭环跟踪通道的100Ω下拉,如果INS_连接至电源输出,也可用作电源。设置r4Eh[7:4]的相应位使能下拉功能,请参考表12。

通用逻辑输入/输出

可以将GPIO1-GPIO6配置为通用输入/输出。用作输出时,通过rlAh写入GPIO;用作输入时,从rlBh读取数值。寄存器rlBh为只读寄存器,请参考表6关于GPIO作为逻辑输入/输出时的读写操作信息。寄存器rlAh和rlBh都位于扩展页面,因此,启动时不从EEPROM装载。

表6. GPIO的输入/输出数据

EXTENDED PAGE ADDRESS	BIT RANGE	DESCRIPTION
	[0]	GPIO Logic Output Data 0 = GPIO1 is a logic-low output 1 = GPIO1 is a logic-high output
	[1]	0 = GPIO2 is a logic-low output 1 = GPIO2 is a logic-high output
1Ah	[2]	0 = GPIO3 is a logic-low output 1 = GPIO3 is a logic-high output
TAIT	[3]	0 = GPIO4 is a logic-low output 1 = GPIO4 is a logic-high output
	[4]	0 = GPIO5 is a logic-low output 1 = GPIO5 is a logic-high output
	[5]	0 = GPIO6 is a logic-low output 1 = GPIO6 is a logic-high output
	[7:6]	Not used
	[0]	GPIO Logic Input Data GPIO1 logic-input state
	[1]	GPIO2 logic-input state
1Bh	[2]	GPIO3 logic-input state
וומו	[3]	GPIO4 logic-input state
	[4]	GPIO5 logic-input state
	[5]	GPIO6 logic-input state
	[7:6]	Not used

Any_Fault输出

GPIO1-GPIO4可以配置为与故障相关的低电平有效推挽输出或开漏输出。当监测输入超出过压、欠压或预警门限时,这些输出被触发报警。

FAULT1和FAULT2

GPIO5和GPIO6分别配置为专用的故障输出FAULT1和FAULT2。对于所选择的输入,出现一次或多次过压、欠

压和预警故障时,触发故障报警输出。使用寄存器r15h至r18h设置FAULTI和FAULT2具体取决于哪些因素,请参考表7。

如果故障输出取决于多路MON_, 当一路或多路MON_超出设置的门限电压时,将触发故障报警输出。

表7. FAULT1和FAULT2输出配置和相关因素

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
	[0]	1 = FAULT1 is a digital output dependent on MON1
	[1]	1 = FAULT1 is a digital output dependent on MON2
	[2]	1 = FAULT1 is a digital output dependent on MON3
15h	[3]	1 = FAULT1 is a digital output dependent on MON4
1311	[4]	1 = FAULT1 is a digital output dependent on MON5
	[5]	1 = FAULT1 is a digital output dependent on MON6
	[6]	1 = FAULT1 is a digital output dependent on MON7
	[7]	1 = FAULT1 is a digital output dependent on MON8
	[0]	1 = FAULT1 is a digital output dependent on MON9*
	[1]	1 = FAULT1 is a digital output dependent on MON10*
	[2]	1 = FAULT1 is a digital output dependent on MON11*
	[3]	1 = FAULT1 is a digital output dependent on MON12*
16h	[4]	1 = FAULT1 is a digital output that depends on the overvoltage thresholds at the input selected by r15h and r16h[3:0]
1011	[5]	1 = FAULT1 is a digital output that depends on the undervoltage thresholds at the input selected by r15h and r16h[3:0]
	[6]	1 = FAULT1 is a digital output that depends on the early warning thresholds at the input selected by r15h and r16h[3:0]
	[7]	0 = FAULT1 is an active-low digital output 1 = FAULT1 is an active-high digital output
	[0]	1 = FAULT2 is a digital output dependent on MON1
	[1]	1 = FAULT2 is a digital output dependent on MON2
	[2]	1 = FAULT2 is a digital output dependent on MON3
17h	[3]	1 = FAULT2 is a digital output dependent on MON4
1711	[4]	1 = FAULT2 is a digital output dependent on MON5
	[5]	1 = FAULT2 is a digital output dependent on MON6
	[6]	1 = FAULT2 is a digital output dependent on MON7
	[7]	1 = FAULT2 is a digital output dependent on MON8

表7. FAULT1和FAULT2输出配置和相关因素(续)

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
	[0]	1 = FAULT2 is a digital output dependent on MON9*
	[1]	1 = FAULT2 is a digital output dependent on MON10*
	[2]	1 = FAULT2 is a digital output dependent on MON11*
	[3]	1 = FAULT2 is a digital output dependent on MON12*
18h	[4]	$1 = \overline{\text{FAULT2}}$ is a digital output that depends on the overvoltage thresholds at the input selected by r17h and r18h[3:0]
1011	[5]	$1 = \overline{\text{FAULT2}}$ is a digital output that depends on the undervoltage thresholds at the input selected by r17h and 18h[3:0]
	[6]	$1 = \overline{\text{FAULT2}}$ is a digital output that depends on the early warning thresholds at the input selected by r17h and r18h[3:0]
	[7]	0 = FAULT2 is an active-low digital output 1 = FAULT2 is an active-high digital output

^{*}仅指MAX16047

故障上电(FAULTPU)

GPIO6配置为"故障上电"输出时用于指示上电或关断过程中发生故障。在这些状态下,所有EN_OUT_电压被拉低,故障数据存储到非易失EEPROM,请参考故障部分。

MARGIN

GPIO6配置为低电平有效的MARGIN输入。当变化的系统电压低于或高于门限之前将MARGIN驱动为低电平,可以避免发出错误信号。正常工作时,将MARGIN驱动为高电平。

MARGIN拉低或r4Dh[1]置'1'时,使能裕量调节功能。 FAULTI、FAULT2、Any_Fault和RESET锁定在当前状态。 门限超出故障将被忽略,不记录故障。

手动复位(MR)

GPIO4配置为低电平有效手动复位输入, \overline{MR} 。将 \overline{MR} 驱动为低电平,触发 \overline{RESET} 复位。 \overline{MR} 从低电平跳变到高电平后, \overline{RESET} 在所选择的复位超时周期内仍将保持低电平。关于选择复位超时周期的详细信息请参考 \overline{RESET} 部分。

看门狗输入(WDI)和输出(WDO)

将r1Eh[1:0]和寄存器r1Dh[7]设置为'110',配置GPIO6为WDO。设置r1Dh[6:4]为'111',配置GPIO5为WDI。WDO是低电平有效的漏极开路输出,关于看门狗定时器工作的详细信息请参考看门狗定时器部分。

可编程输出(EN OUT1-EN OUT12)

MAX16047包括12路可编程输出,MAX16049包括8路可编程输出。这些输出能够连接至DC-DC或LDO电源的使能(EN)输入,也可以在闭环跟踪模式或电荷泵模式下连接至串联MOSFET的栅极。可选的输出配置包括:低电平有效或高电平有效、开漏或推挽输出。EN_OUT1-EN_OUT4也可以配置为闭环跟踪,EN_OUT1-EN_OUT6可用作电荷泵输出,没有闭环跟踪功能。使用寄存器r1Fh至r22h配置输出,关于配置EN_OUT1-EN_OUT12的详细信息请参考表8。

表8. EN_OUT1-EN_OUT12配置

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
1Fh	[2:0]	EN_OUT1 Configuration: 000 = EN_OUT1 is an open-drain active-low output 001 = EN_OUT1 is an open-drain active-high output 010 = EN_OUT1 is a push-pull active-low output 011 = EN_OUT1 is a push-pull active-high output 100 = EN_OUT1 is used in closed-loop tracking 101 = EN_OUT1 is configured with a charge-pump output (MON1 + 5V) capable of driving an external n-channel MOSFET 110 = Reserved
	[5:3]	EN_OUT2 Configuration: 000 = EN_OUT2 is an open-drain active-low output 001 = EN_OUT2 is an open-drain active-high output 010 = EN_OUT2 is a push-pull active-low output 011 = EN_OUT2 is a push-pull active-high output 100 = EN_OUT2 is used in closed-loop tracking 101 = EN_OUT2 is configured with a charge-pump output (MON2 + 5V) capable of driving an external n-channel MOSFET 110 = Reserved
	[7:6]	EN_OUT3 Configuration (LSBs): 000 = EN_OUT3 is an open-drain active-low output 001 = EN_OUT3 is an open-drain active-high output 010 = EN_OUT3 is a push-pull active-low output 011 = EN_OUT3 is a push-pull active-high output 100 = EN_OUT3 is used in closed-loop tracking 101 = EN_OUT3 is configured with a charge-pump output (MON3 + 5V) capable of driving an external n-channel MOSFET 110 = Reserved

表8. EN_OUT1-EN_OUT12配置(续)

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
	[0]	EN_OUT3 Configuration (MSB)—see r1Fh[7:6]
20h	[3:1]	EN_OUT4 Configuration: 000 = EN_OUT4 is an open-drain active-low output 001 = EN_OUT4 is an open-drain active-high output 010 = EN_OUT4 is a push-pull active-low output 011 = EN_OUT4 is a push-pull active-high output 100 = EN_OUT4 is used in closed-loop tracking 101 = EN_OUT4 is configured with a charge-pump output (MON4 + 5V) capable of driving an external n-channel MOSFET 110 = Reserved 111 = Reserved
	[6:4]	EN_OUT5 Configuration: 000 = EN_OUT5 is an open-drain active-low output 001 = EN_OUT5 is an open-drain active-high output 010 = EN_OUT5 is a push-pull active low output 011 = EN_OUT5 is a push-pull active-high output 100 = Reserved. EN_OUT5 is not usable for closed-loop tracking. 101 = EN_OUT5 is configured with a charge-pump output (MON5 + 5V) capable of driving an external n-channel MOSFET 110 = Reserved 111 = Reserved
	[7]	EN_OUT6 Configuration (LSB)—see r21h[1:0]
	[1:0]	EN_OUT6 Configuration (MSBs): 000 = EN_OUT6 is an open-drain active-low output 001 = EN_OUT6 is an open-drain active-high output 010 = EN_OUT6 is a push-pull active-low output 011 = EN_OUT6 is a push-pull active-high output 100 = Reserved. EN_OUT6 is not useable for closed-loop tracking. 101 = EN_OUT6 is configured with a charge-pump output (MON6 + 5V) capable of driving an external n-channel MOSFET 110 = Reserved 111 = Reserved
21h	[3:2]	EN_OUT7 Configuration: 00 = EN_OUT7 is an open-drain active-low output 01 = EN_OUT7 is an open-drain active-high output 10 = EN_OUT7 is a push-pull active-low output 11 = EN_OUT7 is a push-pull active-high output
	[5:4]	EN_OUT8 Configuration: 00 = EN_OUT8 is an open-drain active-low output 01 = EN_OUT8 is an open-drain active-high output 10 = EN_OUT8 is a push-pull active-low output 11 = EN_OUT8 is a push-pull active-high output
	[7:6]	EN_OUT9 Configuration*: 00 = EN_OUT9 is an open-drain active-low output 01 = EN_OUT9 is an open-drain active-high output 10 = EN_OUT9 is a push-pull active-low output 11 = EN_OUT9 is a push-pull active-high output

表8. EN_OUT1-EN_OUT12配置(续)

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
	[1:0]	EN_OUT10 Configuration*: 00 = EN_OUT10 is an open-drain active-low output 01 = EN_OUT10 is an open-drain active-high output 10 = EN_OUT10 is a push-pull active-low output 11 = EN_OUT10 is a push-pull active-high output
22h	[3:2]	EN_OUT11 Configuration*: 00 = EN_OUT11 is an open-drain active-low output 01 = EN_OUT11 is an open-drain active-high output 10 = EN_OUT11 is a push-pull active-low output 11 = EN_OUT11 is a push-pull active-high output
	[5:4]	EN_OUT12 Configuration*: 00 = EN_OUT12 is an open-drain active-low output 01 = EN_OUT12 is an open-drain active high output 10 = EN_OUT12 is a push-pull active-low output 11 = EN_OUT12 is a push-pull active-high output
	[7:6]	Reserved

^{*}仅指MAX16047

电荷泵配置

EN_OUT1-EN_OUT6可以用作高压电荷泵输出,驱动6个外部n沟道MOSFET。在排序期间,以这种方式配置的EN_OUT_输出能够提供6µA的驱动电流,直到电压比相应的MON_高出5V,以充分驱动外部n沟道MOSFET。例如,EN_OUT2上升到比MON2高出5V以上的电压,关于电源排序的详细信息请参考排序部分。

闭环跟踪工作

EN_OUT1-EN_OUT4可以工作在闭环跟踪模式。配置为闭环跟踪时,EN_OUT1-EN_OUT4最多能够驱动4个外部n沟道MOSFET的栅极。对于闭环跟踪,将GPIO1-GPIO4配置为返回检测线输入(INS_),并结合EN_OUT1-EN_OUT4和MON1-MON4-起使用,请参考闭环跟踪部分。

开漏输出配置

配置为开漏输出时,输出端与6V(最大绝对值,EN_OUT7-EN_OUT12)或12V(最大绝对值,EN_OUT1-EN_OUT6)外部电源之间连接一个外部上拉电阻。上拉电阻的选择取决于开漏输出所连接的器件数量以及所允许的电流,开漏输出可以配置为"线或"连接。

推挽输出配置

MAX16047/MAX16049的可编程输出配置为推挽输出时,可吸收2mA电流、源出100 μA 电流。

上电时EN_OUT_状态




图3. 上电期间的RESET和EN_OUT_, EN_OUT_配置为低电平有效的漏极开路输出




图4. 上电期间的RESET和EN_OUT_, EN_OUT_配置为高电平有效的推挽式输出

排序

每个EN_OUT_都有一个或者多个相关的MON_输入,方便了对多路电源的电压监视。要安全地对电源系统进行排序,一路电源的输出电压必须在下一电源打开之前进入工作状态。连接EN_OUT_输出和外部电源的使能输入,连接MON_输入和电源输出,以进行电压监测。如果电源有多路输出,则需要使用多个MON_。

排序顺序

MAX16047/MAX16049按照系统的排序时隙对多路电源进行排序。为确定排序顺序,每个EN_OUT_分配一个时隙,从时隙0到时隙11。分配为时隙0的EN_OUT_首先打开,然后是分配为时隙1的输出,以此类推,直到时隙11。分配到同一个时隙的多个EN_OUT_可同时打开。

每个时隙都可由内部配置排序延时(寄存器r50h至r54h), 配置范围在20µs到1.6s之间。反向排序期间,从时隙11开 始反向关闭。MAX16047/MAX16049可以在同时模式或反 向排序模式中配置关断,通过r54h[4]设置。请参考表9、 表10和表11的EN_OUT_时隙分配位,以及表12和表13的 排序延时。

排序时监测输入

使能后的MON_输入可以分配一个时隙1到时隙12的时隙, 总是在时隙开始时检查输入。给出输入的上电故障延时, 在此时间内必须达到可编程欠压门限以上;否则,将判断为发生故障。在上电和断电期间不能禁止欠压门限检测。经过排序延时后,配置为漏极开路、推挽或电荷泵工作的EN_OUT_总是在时隙的最后触发,请参考表9、表10和表11的MON时隙分配位。

时隙0不对任何MON_输入进行监测,而是在触发任何分配的输出之前,时隙0等待Software Enable位r4Dh[0]变为逻辑'0',并且EN上的电压上升到0.525V以上。在时隙0排序延时之前触发分配到时隙0的输出。一般情况下,时隙0控制序列中首先出现的电源使能输入。

类似的,时隙12不控制任何EN_OUT_输出,而是监测分配的MON_输入,然后进入上电状态。通常,时隙12监测序列中的最后一路电源。当被分配为时隙12的MON_输入超过其欠压门限,排序延时结束后,完成上电排序。如果时隙12没有分配MON_输入,时隙排序延时结束后将完成上电排序。

由一个或多个处于连续时隙中的MON_输入监测电源输出,保证在电源输出首次接通之前不对其进行检查。例如,如果电源使用位于时隙3的EN_OUT1,有两路输入MON1和MON2必须同时分配为时隙4。在这个例子中,EN_OUT1在时隙3的最后接通。在时隙4的开始,在所设置的上电故障延时之前,MON1和MON2必须超过欠压门限;否则,将触发故障报警。

解除RESET

分配为时隙12的任一MON_输入超过其欠压门限后,启动复位超时。复位超时完成后,RESET解除置位。通过r19h[6:4]设置复位超时周期(参见表21)。

断电

当EN拉低或Software Enable位置'1'时,启动断电过程。

EN_OUT_同时断电或按照反向排序位(r54h[4])的设置以相反的顺序断电。在反向排序模式(r54h[4]置'1')下,首先置低被分配为时隙11的EN_OUT_,MAX16047/MAX16049等待时隙11的排序延时后开始处理时隙10,直到分配为时隙0的EN_OUT_断电。选择同时断电(r54h[4]置'0')时,所有EN_OUT_同时断电。

表9. MON_和EN_OUT_时隙分配寄存器

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
56h	[3:0]	MON1 Slot Assignment Register
000	[7:4]	MON2 Slot Assignment Register
57h	[3:0]	MON3 Slot Assignment Register
5/11	[7:4]	MON4 Slot Assignment Register
58h	[3:0]	MON5 Slot Assignment Register
280	[7:4]	MON6 Slot Assignment Register
59h	[3:0]	MON7 Slot Assignment Register
5911	[7:4]	MON8 Slot Assignment Register
5Ah	[3:0]	MON9 Slot Assignment Register*
DAN	[7:4]	MON10 Slot Assignment Register*
5Bh	[3:0]	MON11 Slot Assignment Register*
DOLL	[7:4]	MON12 Slot Assignment Register*
5Eh	[3:0]	EN_OUT1 Slot Assignment Register
SEIT	[7:4]	EN_OUT2 Slot Assignment Register
5Fh	[3:0]	EN_OUT3 Slot Assignment Register
SELL	[7:4]	EN_OUT4 Slot Assignment Register
60h	[3:0]	EN_OUT5 Slot Assignment Register
OOH	[7:4]	EN_OUT6 Slot Assignment Register
61h	[3:0]	EN_OUT7 Slot Assignment Register
0111	[7:4]	EN_OUT8 Slot Assignment Register
62h	[3:0]	EN_OUT9 Slot Assignment Register*
0211	[7:4]	EN_OUT10 Slot Assignment Register*
63h	[3:0]	EN_OUT11 Slot Assignment Register*
UJII	[7:4]	EN_OUT12 Slot Assignment Register *

^{*}仅指MAX16047

表10. MON_时隙分配

CONFIGURATION BITS	DESCRIPTION
0000	MON_ is not assigned to a slot
0001	MON_ is assigned to Slot 1
0010	MON_ is assigned to Slot 2
0011	MON_ is assigned to Slot 3
0100	MON_ is assigned to Slot 4
0101	MON_ is assigned to Slot 5
0110	MON_ is assigned to Slot 6
0111	MON_ is assigned to Slot 7
1000	MON_ is assigned to Slot 8
1001	MON_ is assigned to Slot 9
1010	MON_ is assigned to Slot 10
1011	MON_ is assigned to Slot 11
1100	MON_ is assigned to Slot 12
1101	Not used
1110	Not used
1111	Not used

表11. EN_OUT_时隙分配

CONFIGURATION BITS	DESCRIPTION
0000	EN_OUT_ is not assigned to a slot
0001	EN_OUT_ is assigned to Slot 0
0010	EN_OUT_ is assigned to Slot 1
0011	EN_OUT_ is assigned to Slot 2
0100	EN_OUT_ is assigned to Slot 3
0101	EN_OUT_ is assigned to Slot 4
0110	EN_OUT_ is assigned to Slot 5
0111	EN_OUT_ is assigned to Slot 6
1000	EN_OUT_ is assigned to Slot 7
1001	EN_OUT_ is assigned to Slot 8
1010	EN_OUT_ is assigned to Slot 9
1011	EN_OUT_ is assigned to Slot 10
1100	EN_OUT_ is assigned to Slot 11
1101	Not used
1110	Not used
1111	Not used

表12. 排序延时和故障恢复

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
4Eh	[1:0]	Power-Up Fault Timeout 00 = 25ms 01 = 50ms 10 = 100ms 11 = 200ms
	[3:2]	Power-Down Fault Timeout 00 = 25ms 01 = 50ms 10 = 100ms 11 = 200ms
	[4]	INS1 Pulldown Resistor Enable 0 = Pulldown resistor for INS1 is disabled 1 = Pulldown resistor for INS1 is enabled
	[5]	INS2 Pulldown Resistor Enable 0 = Pulldown resistor for INS2 is disabled 1 = Pulldown resistor for INS2 is enabled
	[6]	INS3 Pulldown Resistor Enable 0 = Pulldown resistor for INS3 is disabled 1 = Pulldown resistor for INS3 is enabled
	[7]	INS4 Pulldown Resistor Enable 0 = Pulldown resistor for INS4 is disabled 1 = Pulldown resistor for INS4 is enabled
4Fh	[2:0]	Autoretry Timeout 000 = 20 µs 001 = 12.5 ms 010 = 25 ms 011 = 50 ms 100 = 100 ms 101 = 200 ms 110 = 400 ms 111 = 1.6s
	[3]	Fault Recovery Mode 0 = Autoretry procedure is performed following a fault event 1 = Latch-off on fault
	[5:4]	Slew Rate 00 = 800V/s 01 = 400V/s 10 = 200V/s 11 = 100V/s
	[7:6]	Fault Deglitch 00 = 2 conversions 01 = 4 conversions 10 = 8 conversions 11 = 16 conversions

表12. 排序延时和故障恢复(续)

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
	[2:0]	Slot 0 Sequence Delay
50h	[5:3]	Slot 1 Sequence Delay
	[7:6]	Slot 2 Sequence Delay (LSBs)
	[0]	Slot 2 Sequence Delay (MSB)—see r50h[7:6]
51h	[3:1]	Slot 3 Sequence Delay
2111	[6:4]	Slot 4 Sequence Delay
	[7]	Slot 5 Sequence Delay (LSB)—see r52h[1:0]
52h	[1:0]	Slot 5 Sequence Delay
	[4:2]	Slot 6 Sequence Delay
	[7:5]	Slot 7 Sequence Delay
53h	[2:0]	Slot 8 Sequence Delay
	[5:3]	Slot 9 Sequence Delay
	[7:6]	Slot 10 Sequence Delay (LSBs)
54h	[0]	Slot 10 Sequence Delay (MSB)—see r53h[7:6]
	[3:1]	Slot 11 Sequence Delay
	[4]	Reverse Sequence 0 = Power down all EN_OUT_s at the same time (simultaneously) 1 = Controlled power-down will be reverse of power-up sequence
	[7:5]	Not used

表13. 时隙排序延时选择

CONFIGURATION BITS	SLOT SEQUENCE DELAY
000	20µs
001	12.5ms
010	25ms
011	50ms
100	100ms
101	200ms
110	400ms
111	1.6s

闭环跟踪

除时隙0和时隙12外,MAX16047/MAX16049在任何时隙期间都能够跟踪4路电压。将GPIO1-GPIO4配置为检测线输入(INS_),以监测跟踪电压。如果需要,配置GPIO6为FAULTPU,以指示跟踪故障。有关GPIO的配置请参考通用输入/输出部分。

对于闭环跟踪,由MON1、EN_OUT1和INS1共同构成完整的通道;使用MON2、EN_OUT2和INS2构成第二个完整的通道;使用MON3、EN_OUT3和INS3构成第三个通道;使用MON4、EN OUT4和INS4构成第四个通道。

当配置为闭环跟踪时,将每个EN_OUT_分配到与对应的单路监测输入(MON_)相同的时隙。例如,如果EN_OUT2分配到时隙3,监测输入为MON2,必须分配到时隙3。这是因为在时隙开始时检查的MON_输入必须在开始跟踪前有效。立即开始跟踪,必须在上电故障超时结束之前完成,否则将触发故障。被配置为闭环跟踪的EN_OUT_不能分配到时隙0。

跟踪控制电路为每一路被跟踪的电压提供斜坡发生器和比较器控制模块(参见功能框图和图5)。比较器控制模块对比每一路INS_电压和控制电压斜坡。如果INS_电压偏离控制斜坡150mV(典型值)以上,比较器控制模块发送报警信号,及时终止电压的快速上升,直到INS_电压缓慢上升到允许的电压范围内为止。这些状态下延长了总跟踪时间,但是,仍然要在所选择的上电/断电故障超时时间内完成。可以通过r4Eh[3:0]调整上电/断电跟踪故障的超时周期。

两路INS_跟踪电压之间的差超过330mV时,将会产生跟踪故障,强行拉低所有的EN_OUT_,产生故障记录。如果配置为FAULTPU,发生跟踪故障时将触发GPIO6。

比较器控制模块还监测INS_电压和输入(MON_)电压。正常工作状态下,每一INS_跟踪控制斜坡,直到INS_电压达到所配置的电源就绪(PG)门限,该门限设置为MON_电压的可编程百分比,通过寄存器r64h设置PG门限(表14)。




图5. 闭环跟踪

一旦检测到PG,外部n沟道FET栅极和源极之间将达到5V (典型值)饱和。可以在r4Fh[5:4]中设置控制斜坡的摆率,范围在100V/s到800V/s之间(参见表12)。

EN拉低或r4Dh[0]中的Software Enable位置'1'时,启动关断过程。如果反向排序位置位(r54h[4]),只要MON_电压保持高电平,足以提供所需的电压/电流,INS_电压跟随基准电压下降至地电位。如果被监测电压的下降速度快于控制斜坡电压,或对应的MON_电压下降过快,关断跟踪操作将被终止,所有EN_OUT_电压立即拉至地电位。如果反向排序位置'0',将同时拉低所有的EN_OUT_电压。

MAX16047/MAX16049提供可选的内部100Ω下拉电阻,以保证在出现故障时被跟踪的电压不会被较大的外部电容拉高。下拉有助于保证被监测的INS_电压在启动下一次上电过程前能够充分放电。这些下拉在正常工作期间为高阻抗。将r4Eh[7:4]置'1',使能下拉电阻(表12)。这些下拉

电阻也可以和没有配置成闭环跟踪的EN_OUT1-EN_OUT4通道一起使用,关断期间对DC-DC转换器的输出电容进行放电。对于这种情况,将GPIO配置为INS_输入,置位 100Ω 下拉位,但是,不要使能闭环跟踪。将INS_输入连接到电源的输出。

表14. 电源就绪(PG)门限

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
64h	[1:0]	00 = PG is asserted when monitored V _{MON1} is 95% of V _{INS1} 01 = PG is asserted when monitored V _{MON1} is 92.5% of V _{INS1} 10 = PG is asserted when monitored V _{MON1} is 90% of V _{INS1} 11 = PG is asserted when monitored V _{MON1} is 87.5% of V _{INS1}
	[3:2]	00 = PG is asserted when monitored V _{MON2} is 95% of V _{INS2} 01 = PG is asserted when monitored V _{MON2} is 92.5% of V _{INS2} 10 = PG is asserted when monitored V _{MON2} is 90% of V _{INS2} 11 = PG is asserted when monitored V _{MON2} is 87.5% of V _{INS2}
	[5:4]	00 = PG is asserted when monitored V _{MON3} is 95% of V _{INS3} 01 = PG is asserted when monitored V _{MON3} is 92.5% of V _{INS3} 10 = PG is asserted when monitored V _{MON3} is 90% of V _{INS3} 11 = PG is asserted when monitored V _{MON3} is 87.5% of V _{INS3}
	[7:6]	00 = PG is asserted when monitored V _{MON4} is 95% of V _{INS4} 01 = PG is asserted when monitored V _{MON4} is 92.5% of V _{INS4} 10 = PG is asserted when monitored V _{MON4} is 90% of V _{INS4} 11 = PG is asserted when monitored V _{MON4} is 87.5% of V _{INS4}

故障

MAX16047/MAX16049监测输入(MON_)通道,将结果和过压门限、欠压门限以及可选择的过压或欠压预警门限进行对比。基于这些状态,MAX16047/MAX16049能够触发各种故障输出,把通道状态、电压等信息保存到非易失EEPROM中。一旦发生关键故障,事件记录器将按照配置保存故障通道状态或/和发生故障时的ADC转换结果。事件记录器在内部EEPROM记录一次故障,锁存位置位以保护所储存的故障数据不会在后续的上电过程中擦除掉。

MAX16047/MAX16049能够测量过压和欠压故障事件,每次ADC转换结束时检测故障状态。被监测输入的电压超

过相应的过压门限时,发生过压故障;被监测输入的电压低于欠压门限时,发生欠压故障。在寄存器r23h至r46h中设置故障门限,如表15所示。不对禁用通道的故障状态进行监测,输入多路复用器将跳过这些输入。只有转换结果的前8位与所设置的故障门限进行比较。

通用输入/输出(GPIO1-GPIO6)可以配置为Any_Fault输出或专用的FAULTI和FAULT2输出,以指示故障状态。这些故障输出没有被关键故障使能位屏蔽掉,如表17所示。关于将GPIO配置为故障输出的详细信息,请参考通用输入/输出部分。

表15. 故障门限

REGISTER/ EEPROM ADDRESS	DESCRIPTION
23h	MON1 Early Warning Threshold
24h	MON1 Overvoltage Threshold
25h	MON1 Undervoltage Threshold
26h	MON2 Early Warning Threshold
27h	MON2 Overvoltage Threshold
28h	MON2 Undervoltage Threshold
29h	MON3 Early Warning Threshold
2Ah	MON3 Overvoltage Threshold
2Bh	MON3 Undervoltage Threshold
2Ch	MON4 Early Warning Threshold
2Dh	MON4 Overvoltage Threshold
2Eh	MON4 Undervoltage Threshold
2Fh	MON5 Early Warning Threshold
30h	MON5 Overvoltage Threshold
31h	MON5 Undervoltage Threshold
32h	MON6 Early Warning Threshold
33h	MON6 Overvoltage Threshold
34h	MON6 Undervoltage Threshold

^{*}仅指MAX16047

REGISTER/ EEPROM ADDRESS	DESCRIPTION
35h	MON7 Early Warning Threshold
36h	MON7 Overvoltage Threshold
37h	MON7 Undervoltage Threshold
38h	MON8 Early Warning Threshold
39h	MON8 Overvoltage Threshold
3Ah	MON8 Undervoltage Threshold
3Bh	MON9 Early Warning Threshold*
3Ch	MON9 Overvoltage Threshold*
3Dh	MON9 Undervoltage Threshold*
3Eh	MON10 Early Warning Threshold*
3Fh	MON10 Overvoltage Threshold*
40h	MON10 Undervoltage Threshold*
41h	MON11 Early Warning Threshold*
42h	MON11 Overvoltage Threshold*
43h	MON11 Undervoltage Threshold*
44h	MON12 Early Warning Threshold*
45h	MON12 Overvoltage Threshold*
46h	MON12 Undervoltage Threshold*

抗瞬态干扰

每次转换结束时将检测故障状态。如果在某次采样时,输入电压落在监测门限以外,输入多路复用器将停留在该通道,对其进行多次连续采样。经过一定次数的采样后,如果输入仍然超出了门限范围,则触发故障报警,采集次数由r4Fh[7:6]中的抗瞬态于扰设置决定(见表19)。

故障标志

故障标志指示某一输入的故障状态,可以随时从扩展页面的寄存器r18h和r19h中读取器件任一被监测输入的故障标志,如表16所示。向标志寄存器的相应位写'1',可清除故障标志。与发送到故障输出的故障信号不同,这些位可以被关键故障使能位屏蔽掉(见表17)。只有关键故障使能寄存器的相应使能位也置位时,故障标志才能置位。

关键故障

如果某一输入门限对系统工作而言非常重要,可以配置自动故障记录来关断所有的EN_OUT_, 触发故障信息向EEPROM的传送。对于触发关键故障的故障状态,在寄存器r48h至r4Ch中设置相应的使能位(见表17)。

故障信息记录在EEPROM寄存器r00h至r0Eh中(见表18)。一旦发生故障记录事件,EEPROM被锁定,必须解除其锁定状态才能存储新的故障记录。向r5Dh[1]写'1',解除EEPROM的锁定状态。可以配置故障信息,在寄存器r01h和r02h中存储ADC转换结果和/或故障标志。在r47h[1:0]中选择关键故障配置,将r47h[1:0]置为'11',关闭故障记录器。所有保存的ADC结果均为8位字宽。

表16. 故障标志

EXTENDED PAGE ADDRESS	BIT RANGE	DESCRIPTION
	[0]	1 = MON1 conversion exceeds overvoltage or undervoltage thresholds
	[1]	1 = MON2 conversion exceeds overvoltage or undervoltage thresholds
	[2]	1 = MON3 conversion exceeds overvoltage or undervoltage thresholds
106	[3]	1 = MON4 conversion exceeds overvoltage or undervoltage thresholds
18h	[4]	1 = MON5 conversion exceeds overvoltage or undervoltage thresholds
	[5]	1 = MON6 conversion exceeds overvoltage or undervoltage thresholds
	[6]	1 = MON7 conversion exceeds overvoltage or undervoltage thresholds
	[7]	1 = MON8 conversion exceeds overvoltage or undervoltage thresholds
19h	[0]	1 = MON9 conversion exceeds overvoltage or undervoltage thresholds*
	[1]	1 = MON10 conversion exceeds overvoltage or undervoltage thresholds*
	[2]	1 = MON11 conversion exceeds overvoltage or undervoltage thresholds*
	[3]	1 = MON12 conversion exceeds overvoltage or undervoltage thresholds*
	[7:4]	Not used

^{*}仅指MAX16047

表17. 关键故障配置和使能位

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
47h	[1:0]	Critical Fault Log Control 00 = Failed lines and ADC conversion values save to EEPROM upon critical fault 01 = Failed line flags only saved to EEPROM upon critical fault 10 = ADC conversion values only saved to EEPROM upon critical fault 11 = No information saved upon critical fault
	[7:2]	Not used
	[0]	1 = Fault log triggered when MON1 is below its undervoltage threshold
	[1]	1 = Fault log triggered when MON2 is below its undervoltage threshold
	[2]	1 = Fault log triggered when MON3 is below its undervoltage threshold
401-	[3]	1 = Fault log triggered when MON4 is below its undervoltage threshold
48h	[4]	1 = Fault log triggered when MON5 is below its undervoltage threshold
	[5]	1 = Fault log triggered when MON6 is below its undervoltage threshold
	[6]	1 = Fault log triggered when MON6 is below its undervoltage threshold
	[7]	1 = Fault log triggered when MON8 is below its undervoltage threshold
	[0]	1 = Fault log triggered when MON9 is below its undervoltage threshold*
	[1]	1 = Fault log triggered when MON10 is below its undervoltage threshold*
	[2]	1 = Fault log triggered when MON11 is below its undervoltage threshold*
401	[3]	1 = Fault log triggered when MON12 is below its undervoltage threshold*
49h	[4]	1 = Fault log triggered when MON1 is above its overvoltage threshold
	[5]	1 = Fault log triggered when MON2 is above its overvoltage threshold
	[6]	1 = Fault log triggered when MON3 is above its overvoltage threshold
	[7]	1 = Fault log triggered when MON3 is above its overvoltage threshold
	[0]	1 = Fault log triggered when MON5 is above its overvoltage threshold
	[1]	1 = Fault log triggered when MON6 is above its overvoltage threshold
	[2]	1 = Fault log triggered when MON7 is above its overvoltage threshold
4.0.1-	[3]	1 = Fault log triggered when MON8 is above its overvoltage threshold
4Ah	[4]	1 = Fault log triggered when MON9 is above its overvoltage threshold*
	[5]	1 = Fault log triggered when MON10 is above its overvoltage threshold*
	[6]	1 = Fault log triggered when MON11 is above its overvoltage threshold*
	[7]	1 = Fault log triggered when MON12 is above its overvoltage threshold*
	[0]	1 = Fault log triggered when MON1 is above/below its early earning threshold
	[1]	1 = Fault log triggered when MON2 is above/below its early warning threshold
	[2]	1 = Fault log triggered when MON3 is above/below its early warning threshold
45:	[3]	1 = Fault log triggered when MON4 is above/below its early warning threshold
4Bh	[4]	1 = Fault log triggered when MON5 is above/below its early warning threshold
	[5]	1 = Fault log triggered when MON6 is above/below its early warning threshold
	[6]	1 = Fault log triggered when MON7 is above/below its early warning threshold
	[7]	1 = Fault log triggered when MON8 is above/below its early warning threshold

表17. 关键故障配置和使能位(续)

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION		
	[0]	1 = Fault log triggered when MON9 is above/below its early warning threshold*		
	[1]	1 = Fault log triggered when MON10 is above/below its early warning threshold*		
4Ch	[2]	1 = Fault log triggered when MON11 is above/below its early warning threshold*		
	[3]	1 = Fault log triggered when MON12 is above/below its early warning threshold*		
	[7:4]	Not used		

^{*}仅指MAX16047

表18. 故障记录EEPROM

EEPROM ADDRESS	BIT RANGE	DESCRIPTION		
	[3:0]	Power-Up/Power-Down Fault Register		
	[3.0]	Slot where power-up/power-down fault is detected		
	[4]	Tracking Fault Bits		
00h		If '0,' tracking fault occurred on MON1/EN_OUT1/INS1		
	[5]	If '0,' tracking fault occurred on MON2/EN_OUT2/INS2		
	[6]	If '0,' tracking fault occurred on MON3/EN_OUT3/INS3		
	[7]	If '0,' tracking fault occurred on MON4/EN_OUT4/INS4		
	[0]	If '1,' fault occurred on MON1		
	[1]	If '1,' fault occurred on MON2		
	[2]	If '1,' fault occurred on MON3		
01h	[3]	If '1,' fault occurred on MON4		
OTT	[4]	If '1,' fault occurred on MON5		
	[5]	If '1,' fault occurred on MON6		
	[6]	If '1,' fault occurred on MON7		
	[7]	If '1,' fault occurred on MON8		
	[0]	If '1,' fault occurred on MON9*		
	[1]	If '1,' fault occurred on MON10*		
02h	[2]	If '1,' fault occurred on MON11*		
	[3]	If '1,' fault occurred on MON12*		
	[7:4]	Not used		
03h	[7:0]	MON_ ADC Fault Information (only the 8 MSBs of converted channels are saved following a fault event)		
0.41	[7.0]	MON1 conversion result at the time the fault log was triggered		
04h	[7:0]	MON2 conversion result at the time the fault log was triggered		
05h	[7:0]	MON3 conversion result at the time the fault log was triggered		
06h 07h	[7:0]	MON4 conversion result at the time the fault log was triggered		
07h	[7:0]	MON5 conversion result at the time the fault log was triggered		
09h	[7:0]	MON6 conversion result at the time the fault log was triggered		
09H 0Ah	[7:0]	MON7 conversion result at the time the fault log was triggered MON8 conversion result at the time the fault log was triggered		
0An 0Bh	[7:0]	MON9 conversion result at the time the fault log was triggered*		
0Ch	[7:0]	MON10 conversion result at the time the fault log was triggered*		
0Dh	[7:0]	MON11 conversion result at the time the fault log was triggered*		
0Eh	[7:0]	MON12 conversion result at the time the fault log was triggered*		
OLII	[7.0]	TWO 14 12 GOT WOLDOW TO SHIP LINE LINE LINE LINE LINE LINE WAS LINGUISTED.		

^{*}仅指MAX16047



上电/断电故障

如果在上电/断电期间检测到过压或欠压故障,所有EN_OUT将被置低。在这些状态下,故障时隙的信息被存储在EEPROM r00h[3:0]中,除非r47h[1:0]置为'11',将故障寄存器配置为不存储任何信息(见表17)。

如果在配置为闭环跟踪的通道上出现跟踪故障,则记录一次故障,对应于跟踪失败通道的位将被置'0',除非r47h[1:0]置为'11',将故障寄存器配置为不存储任何信息(见表17)。

自动重试/锁存模式

对于关键故障,可以将MAX16047/MAX16049配置为两种故障管理方法之一:自动重试或故障锁存。将r4Fh[3]置'0',选择自动重试模式。这种配置下,发生关键故障事件后器件被关断,经过所设置的延时后,重新启动。利用r4Fh[2:0]选择自动重试的延时,范围为20µs至1.6s,关于自动重试延时设置的详细信息请参考表19。

将r4Fh[3]置'1',选择故障锁存模式。这种配置下,发生关键故障事件后,EN_OUT_将被置低。在触发EN或复位Software Enable位至'0'以前,器件不会重新初始化上电排序。关于Software Enable位设置的详细信息请参考使能部分。

如果故障信息保存到EEPROM中(参见关键故障部分),并且选择了自动重试模式,将自动重试延时设置为大于存储操作所需的时间。如果故障信息保存在EEPROM中,并且选择了故障锁存模式,则须在完成保存操作之后触发EN或复位Software Enable 位。如果只保存故障电源的信息,应保证在重新启动之前有至少60ms的延时。否则,需要保证最小204ms的超时周期,从而确保能够完成ADC转换,数值被正确地存储到EEPROM中。关于故障记录周期要求的详细信息请参考表20。

表19. 故障恢复配置

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION			
	[2:0]	Autoretry Delay 000 = 20µs 001 = 12.5ms 010 = 25ms 011 = 50ms 100 = 100ms 101 = 200ms 110 = 400ms 111 = 1.6s			
4Fh	[3]	Fault Recovery Mode 0 = Autoretry procedure is performed following a fault event 1 = Latchoff on fault			
	[5:4]	Slew Rate 00 = 800V/s 01 = 400V/s 10 = 200V/s 11 = 100V/s			
	[7:6]	Fault Deglitch 00 = 2 conversions 01 = 4 conversions 10 = 8 conversions 11 = 16 conversions			

表20. EEPROM故障记录周期

FAULT CONTROL REGISTER r47h[1:0]	DESCRIPTION	MINIMUM REQUIRED SHUTDOWN PERIOD (ms)
00	Failed lines and ADC values saved	204
01	Failed lines saved	60
10	ADC values saved	168
11	No information saved	N/A

RESET

上电/断电期间触发复位输出RESET,一旦上电排序完成,经过复位超时周期后释放复位状态。当分配为时隙12的MON_输入超过其欠压门限时,上电排序完成。如果没有MON_输入分配到时隙12,时隙延时结束后,完成上电排序。

RESET为可配置输出,监测正常工作状态下所选择的MON_电压。利用r19h[1:0]配置RESET,在过压故障、欠压故障或发生两种故障时触发复位。通过r19h[3:2]将RESET配置为高电平有效/低电平有效的推挽/开漏输出。如果需要,将GPIO4配置为手动复位输入,MR,拉低MR时触发RESET复位。RESET具有可编程超时周期,RESET的相关因素以及寄存器配置请参考表21。

表21. RESET配置和相关因素

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION				
	[1:0]	RESET OUTPUT CONFIGURATION 00 = RESET is asserted if at least one of the selected inputs exceeds its undervoltage threshold 01 = RESET is asserted if at least one of the selected inputs exceeds its early warning threshold 10 = RESET is asserted if at least one of the selected inputs exceeds its overvoltage threshold 11 = RESET is asserted if any of the selected inputs exceeds undervoltage or overvoltage thresholds				
	0 = RESET is an active-low output 1 = RESET is an active-high output					
19h [3] $0 = \overline{RESET} \text{ is a open-drain output} \\ 1 = \overline{RESET} \text{ is an push-pull output}$						
	[6:4]	RESET TIMEOUT 000 = 25µs 001 = 2ms 010 = 25ms 011 = 100ms 100 = 200ms 101 = 400ms 110 = 800ms 111 = 1600ms				
	[7]	Reserved				

表21. RESET配置和相关因素(续)

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION			
	[0]	RESET DEPENDENCIES 1 = RESET is dependent on MON1			
	[1]	1 = RESET is dependent on MON2			
	[2]	1 = RESET is dependent on MON3			
1Ah	[3]	1 = RESET is dependent on MON4			
	[4]	1 = RESET is dependent on MON5			
	[5]	1 = RESET is dependent on MON6			
	[6]	1 = RESET is dependent on MON7			
	[7]	1 = RESET is dependent on MON8			
	1 = RESET is dependent on MON9*				
	[1]	1 = RESET is dependent on MON10*			
1Bh	[2]	1 = RESET is dependent on MON11*			
	[3]	1 = RESET is dependent on MON12*			
	[7:4]	Reserved			

^{*}仅指MAX16047

看门狗定时器

看门狗定时器可以与MAX16047/MAX16049一起工作,也可以独立工作。二者配合工作时,在排序完成、解除RESET复位之前,看门狗不会有效工作。独立工作时,看门狗定时器与排序无关,V_{CC}超过UVLO门限、启动过程完成后,将立即开启看门狗定时器。r4Dh[3]置'0',将看门狗配置为从属模式(二者配合工作);r4Dh[3]置'1',将看门狗配置为独立模式。关于看门狗定时器从属模式、独立模式配置的详细信息请参考表22。

看门狗定时器的从属工作模式

看门狗定时器可以在两种模式下监测μP的工作。灵活的超时控制结构提供可调节看门狗延时,最大延时可以达到128s,保证复杂系统完成足够长的启动程序。可编程看门狗超时周期能够在处理器工作失效时快速发出报警指示。每当发生复位后(V_{CC}降到UVLO以下后又返回到UVLO以上,软件重新启动,手动复位(MR),拉低EN输入后又将其置高,或发生看门狗复位),一旦排序完成,在响应看门狗更新程序之前,看门狗启动延时为系统上电提供额外的时间,完全初始化所有μP和系统元件。将r55h[6]置'1',使能看门狗启动延时;将r55h[6]置'0',禁止看门狗启动延时。

标称看门狗超时周期 t_{WDI} ,开始于长启动看门狗周期 $(t_{WDI_STARTUP})$ 结束之前的第一次WDI跳变之后(图6和图7)。正常工作模式下,在标称超时周期 t_{WDI} 之内,如果 μ P没有以有效的跳变(高电平至低电平或低电平至高电平)触发WDI,将触发WDO输出,在触发WDI或RESET复位之前,WDO保持超时报警状态(图7)。

EN为低电平或r55h[7]为'0'时,看门狗定时器处于复位状态。上电结束或解除RESET复位状态之前,看门狗定时器不会开始计数。一旦解除RESET复位,看门狗定时器将被复位,解除WDO超时报警(图8)。触发RESET复位时,看门狗定时器将保持在复位状态。

看门狗可以经过配置控制 \overline{RESET} 输出以及WDO输出。达到看门狗定时器周期时,看门狗 \overline{RESET} 输出使能位(r55h[7])置'1', \overline{RESET} 在复位超时 t_{RP} 内被拉低。因此,达到看门狗定时器周期时,WDO在短时间内被拉低(大约 1μ s)。当看门狗 \overline{RESET} 输出使能位(r55h[7])置'0'时, \overline{RESET} 不受看门狗定时器的影响。

关于看门狗功能配置的详细信息请参考表23。

40 ______ **/\!/**X**!/\!**




图6. 标准的看门狗启动时序




图7. 看门狗定时器工作原理




图8. 看门狗启动过程,看门狗RESET输出使能位(r55h[7])置'1'

表22. 看门狗模式选择

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION		
	0	Software Enable Bit 0 = Enabled. EN must also be high to begin sequencing. 1 = Disabled (factory default)		
4Dh	1	Margin Bit 1 = Margin functionality is enabled 0 = Margin disabled		
	2	Early Warning Selection Bit 0 = Early warning thresholds are undervoltage thresholds 1 = Early warning thresholds are overvoltage thresholds		
	3	Watchdog Mode Selection Bit 0 = Watchdog timer is in dependent mode 1 = Watchdog timer is in independent mode		
	[7:4]	Not used		

表23. 看门狗使能和配置

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION		
	[2:0]	Watchdog Timeout 000 = 1ms 001 = 4ms 010 = 12.5ms 011 = 50ms 100 = 200ms 101 = 800ms 110 = 1.6s 111 = 3.2s		
55h	[4:3]	Watchdog Startup Delay 00 = 25.6s 01 = 51.2s 10 = 102.4s 11 = 128s		
	[5]	Watchdog Enable 1 = Watchdog enabled 0 = Watchdog disabled		
	[6]	Watchdog Startup Delay Enable 1 = Watchdog startup delay enabled 0 = Watchdog startup delay disabled		
	[7]	Watchdog RESET Output Enable 1 = Watchdog timeout asserts RESET output 0 = Watchdog timeout does not assert RESET output		

看门狗定时器的独立工作模式

r4Dh[3]为'1'时,看门狗定时器工作在独立模式。独立模式下,看门狗定时器如同一个独立的芯片进行工作。 V_{CC} 高于UVLO后,一旦完成启动过程,将立即开启看门狗定时器。如果 \overline{RESET} 被排序状态机触发复位,看门狗定时器和WDO不会受影响。

如果r55h[6]为'1',将会有较长的启动延时;如果r55h[6]为'0',则不会有较长的启动延时。

独立工作模式下,如果看门狗RESET输出使能位r55h[7] 置'1',达到看门狗定时器周期时,将触发WDO报警并触发RESET复位。随后,将解除WDO报警。WDO保持

低电平的时间为3个系统时钟周期,大约1 μ s。如果看门狗RESET输出使能位(r55h[7])置 '0',WDT超时的情况下,将触发WDO报警,但不影响RESET输出。

其它

表24列出了其它可编程项目。寄存器r5Ch为用户定义配置或固件版本号的存储空间。r5Dh[0]位用于锁存或解除锁存配置寄存器。r5Dh[1]位用于锁存或解除锁存EEPROM地址00h至11h。r65h[2:0]为只读位,存储生产版本号。

以常规方式向EEPROM r5Dh写数据,但在触发寄存器 r5Dh的位时,需要向该位写入一个'1'。

表24. 其它设置

REGISTER/ EEPROM ADDRESS	BIT RANGE	DESCRIPTION
5Ch	[7:0]	User Identification. 8 bits of memory for user-defined identification
	[0]	Configuration Lock 0 = Configuration registers writable 1 = Configuration registers (RAM and EEPROM) [except r5Dh] locked
5Dh	[1]	EEPROM Lock Flag (set automatically after fault log is triggered): 0 = EEPROM is not locked. A triggered fault log stores fault information to EEPROM. 1 = EEPROM addresses 00h to 11h are locked. Write a '1' to this bit to toggle the flag.
	[7:2]	Not used
65h	[2:0]	Manufacturing revision code. This register is read only. Not stored in EEPROM.
0311	[7:3]	Not used

I²C/SMBus兼容串行接口

MAX16047/MAX16049具有兼容于I²C/SMBus的2线串行接口,它包括一条串行数据线(SDA)和一条串行时钟线(SCL)。SDA和SCL实现MAX16047/MAX16049与主机器件的双向通信,时钟速率高达400kHz。图1显示了2线接口时序图。MAX16047/MAX16049是发送/接收从机器件,由主机器件产生时钟信号。主机器件(一般是μC)在总线上启动每次数据传输,产生用于数据传输的SCL。

主机器件通过发送正确的地址以及随后的命令和/或数据字,与MAX16047/MAX16049进行通信。从机地址输入A0能够设置四种不同的状态,使多个同样器件共用同一串行总线。从机地址部分详细说明了从机地址。每一次传输包括START (S)或REPEATED START (SR)条件以及STOP (P)条件。通过总线传输的每一个字均为8位,其后为应答脉冲。SCL为逻辑输入,而SDA为开漏输入/输出。SCL和SDA都需要外部上拉电阻才能产生逻辑高电平,4.7kΩ电阻适用于大多数应用。

位传输

每个时钟脉冲发送一个数据位,SDA上的数据必须在SCL 为高电平时保持稳定(图9);否则,MAX16047/MAX16049 将从主机收到一个START或STOP条件(图10)。总线不忙 时,SDA和SCL空闲,为高电平。

START和STOP条件

总线不忙时,SCL和SDA都为空闲状态,处于高电平。SCL为高电平时,主机器件将SDA从高电平跳变到低电平,发出START开启一次信号传输。SCL为高电平时,主机器件将SDA从低电平跳变到高电平,发出STOP条件。STOP条件将释放总线,以便进行下次传输。如果产生REPEATED START条件,例如在读协议中,总线将保持工作状态(见图1)。

提前停止(STOP)条件

传输期间,MAX16047/MAX16049在任何时候都能识别STOP状态,除非在同一高电平脉冲内发生STOP条件和START条件。这一状态为非法I²C格式,START和STOP条件必须至少分开一个时钟脉冲。

REPEATED START条件

可以发送REPEATED START,而不是STOP条件来保持读操作期间对总线的控制。START和REPEATED START条件的作用相同。




图9. 位传输




图10. START和STOP条件

应答

应答位(ACK)是第9位,附加在8位数据字后面,接收器件始终产生一个ACK。当接收到地址或数据时,MAX16047/MAX16049在第9个时钟周期将SDA拉低,产生一个ACK(图11)。发送数据时,例如,主机器件从MAX16047/MAX16049读数据时,器件等待主机器件产生ACK。监测ACK可以探测到不成功的数据传输。如果接收器件忙或系统出现了故障,数据传输失败。出现不成功的数据传输时,总线主机应稍后重新尝试通信。在软件重新启动期间,写入EEPROM或接收到非法的存储器地址时,MAX16047/MAX16049在接收到的命令字节之后产生一个NACK。

从机地址

利用从机地址输入A0可以实现多个相同器件共用同一串行总线。将A0接GND、DBP(或大于2V的外部供电电压)、SCL或SDA设置总线上的器件地址,请参考表25所示的7位地址列表。

表25. 设置I²C/SMBus从机地址

A0	SLAVE ADDRESS
0	101000X
1	101001X
SCL	101010X
SDA	101011X

X = 无关。




图11. 应答

发送字节

主机器件按照发送字节协议可以向从机器件发送一个字节的数据(见图12)。发送字节预设寄存器指针地址,进行连续的读写操作。如果主机发送无效的存储器地址或命令代码,从机将发出一个NACK (而不是ACK)。如果主机发送94h或95h,数据为ACK,这是因为,它可能是写数据块或读数据块的开始。如果在从机发出ACK之前,主机发送一个STOP条件,内部地址指针将不会改变。如果主机发送96h,表示软件重新启动。发送字节过程如下:

- 1) 主机发送一个START条件。
- 2) 主机发送7位从机地址和1位写控制(低电平)。
- 3) 被寻址的从机在SDA上产生ACK。
- 4) 主机发送一个8位存储器地址或命令代码。
- 5) 被寻址的从机在SDA上产生ACK(或NACK)。
- 6) 主机发送一个STOP条件。

接收字节

主机器件按照接收字节协议可以读取MAX16047/MAX16049 寄存器的内容(见图12)。EEPROM或寄存器地址必须通过 发送字节或写字协议进行预设。每完成一次读操作,内 部指针递增1。重复接收字节协议,读取下一地址的内容。 接收字节过程如下:

- 1) 主机发送一个START条件。
- 2) 主机发送7位从机地址和1位读控制(高电平)。
- 3) 被寻址的从机在SDA上产生ACK。
- 4) 从机发送8个数据位。
- 5) 主机在SDA上产生NACK。
- 6) 主机产生一个STOP条件。

写字节

主机器件按照写字节协议可以在默认页面、扩展页面或 EEPROM页面写入一个字节(见图12),这取决于当前所选 择的页面。写字节过程如下:

- 1) 主机发送一个START条件。
- 2) 主机发送7位从机地址和1位写控制(低电平)。
- 3) 被寻址的从机在SDA上产生一个ACK。
- 4) 主机发送8位存储器地址。
- 5) 被寻址的从机在SDA上产生ACK。
- 6) 主机发送8位数据字节。
- 7) 被寻址的从机在SDA上产生ACK。
- 8) 主机发送一个STOP条件。

写人一个字节时,只发送8位存储器地址和8位数据字节。如果存储器地址有效,数据字节被写人到寻址地址。如果存储器地址无效,从机将在第5步产生NACK。

读字节

主机器件按照读字节协议可以在默认页面、扩展页面或者EEPROM页面中读取一个字节(见图12),这取决于当前所选择的页面。读字节过程如下:

- 1) 主机发送一个START条件。
- 2) 主机发送7位从机地址和1位写控制(低电平)。
- 3) 被寻址的从机在SDA上产生一个ACK。
- 4) 主机发送8位存储器地址。
- 5) 被寻址的从机在SDA上产生一个ACK。
- 6) 主机发送一个REPEATED START条件。
- 7) 主机发送7位从机地址和1位读控制(高电平)。
- 8) 被寻址的从机在SDA上产生一个ACK。
- 9) 从机发送8位数据字节。
- 10) 主机在SDA上产生NACK。
- 11) 主机发送一个STOP条件。

如果存储器地址无效,从机在第5步发送一个NACK,不修改地址指针。

命令代码

MAX16047/MAX16049可以使用8个命令代码执行数据块的读、写及其它指令,请参考表26列出的命令代码。

开始一次软件重新启动时,按照发送字节格式发送96h。软件重新启动和硬件上电复位的作用相同,在启动过程中,0Fh到7Dh范围的EEPROM配置数据被复制到默认页面相同的寄存器地址中。

发送命令代码97h触发一次故障存储,将故障数据存储到EEPROM。一旦发出该命令,配置关键故障记录控制寄存器(r47h)可以将ADC转换结果和/或故障标志存储到寄存器中。

利用命令代码98h可以访问扩展页面,该页面含有ADC转换结果寄存器以及GPIO输入/输出数据。利用命令代码99h返回至默认页面。

发送命令代码9Ah,访问EEPROM页面。一旦发出命令代码9Ah,所有地址都将被识别为EEPROM地址。发送命令代码9Bh将返回至默认页面。

表26. 命令代码

COMMAND CODE	ACTION		
94h	Write Block		
95h	Read Block		
96h	Reboot EEPROM in Register File		
97h	Trigger Fault Store to EEPROM		
98h	Extended Page Access On		
99h	Extended Page Access Off		
9Ah	EEPROM Page Access On		
9Bh	EEPROM Page Access Off		

数据块写

主机器件按照数据块写协议可以向存储器写入一个数据块(1字节至16字节)(见图12)。应通过之前的发送字节命令预先装载目的地址,否则,数据块写命令将从当前地址指针开始进行写操作。写人最后一个字节后,地址指针仍然预设到下一有效地址。如果要写入的字节数使地

址指针超出EEPROM的FFh,或配置寄存器的7Dh,地址指针将停留在FFh或7Dh,剩余的数据字节将覆盖这一存储器地址,最后一个发送字节存储在寄存器地址FFh。如果命令代码无效,或者如果器件忙,从机在第5步产生一个NACK,地址指针将不会发生变化。数据块写过程如下:

- 1) 主机发送一个START条件。
- 2) 主机发送7位从机地址和1位写控制(低电平)。
- 3) 被寻址的从机在SDA上产生一个ACK。
- 4) 主机发送数据块写操作的8位命令代码(94h)。
- 5) 被寻址的从机在SDA上产生一个ACK。
- 6) 主机发送8位字节计数值(1字节至16字节), n。
- 7) 被寻址的从机在SDA上产生一个ACK。
- 8) 主机发送8位数据。
- 9) 被寻址的从机在SDA上产生一个ACK。
- 10) 重复第8步和第9步n-1次。
- 11) 主机发送一个STOP条件。

数据块读

主机器件按照数据块读协议可以从存储器读取16字节的数据块(见图12)。如果主机发出提前STOP条件或产生一个NACK,读取数据将少于16个字节。应通过之前的发送字节命令预先装载目的地址,否则,数据块读命令将从当前地址指针开始进行读操作。如果要读取的字节数使地址指针超出配置寄存器或EEPROM的FFh,地址指针将停留在FFh,所读取的最后一个数据字节来自寄存器rFFh。数据块读过程如下:

- 1) 主机发送一个START条件。
- 2) 主机发送7位从机地址和1位写控制(低电平)。
- 3) 被寻址的从机在SDA上产生一个ACK。
- 4) 主机发送8位数据块读命令(95h)。
- 5) 从机除非处于忙状态,否则将在SDA上产生ACK。
- 6) 主机发送一个REPEATED START条件。
- 7) 主机发送7位从机地址和1位读控制(高电平)。

- 8) 从机在SDA上产生ACK。
- 9) 从机发送8位字节计数值(16)。
- 10) 主机在SDA上产生ACK。
- 11) 从机发送8位数据。

- 12) 主机在SDA上产生ACK。
- 13) 重复第11步和第12步15次。
- 14) 主机在SDA上产生NACK。
- 15) 主机发送一个STOP条件。

SEND BYTE FORMAT

S	ADDRESS	WR	ACK	DATA	ACK	Р
↓	7 BITS	0		8 BITS		1

SLAVE ADDRESS: EQUIVALENT TO CHIP-SELECT LINE OF A 3-WIRE INTERFACE. DATA BYTE: PRESETS THE INTERNAL ADDRESS POINTER OR REPRESENTS A COMMAND.

RECEIVE BYTE FORMAT

S	ADDRESS	WR	ACK	DATA	NACK	Р
+	7 BITS	1		8 BITS		1

SLAVE ADDRESS: EQUIVALENT TO CHIP-SELECT LINE OF A 3-WIRE INTERFACE. DATA BYTE: PRESETS THE INTERNAL ADDRESS POINTER OR REPRESENTS A COMMAND.

WRITE BYTE FORMAT

S	ADDRESS	WR	ACK	COMMAND	ACK	DATA	ACK	Р
\	7 BITS	0		8 BITS		8 BITS		1

SLAVE ADDRESS: EQUIVALENT TO CHIP-SELECT LINE OF A 3-WIRE INTERFACE. COMMAND BYTE: SELECTS REGISTER OR EEPROM LOCATION YOU ARE WRITING TO. DATA BYTE: DATA GOES INTO THE REGISTER (OR EEPROM LOCATION) SET BY THE COMMAND BYTE.



MASTER TO SLAVE

READ BYTE FORMAT

S	SLAVE ADDRESS	WR	ACK	COMMAND	ACK	SR	SLAVE ADDRESS	WR	ACK	DATA BYTE	NACK	Р
₩	7 BITS	0		8 BITS		↓	7 BITS	1		8 BITS		1

SLAVE ADDRESS: EQUIVALENT TO CHIP-SELECT LINE OF A 3-WIRE INTERFACE. COMMAND BYTE: PREPARES DEVICE FOR FOLLOWING READ. SLAVE ADDRESS: EQUIVALENT TO CHIP-SELECT LINE OF A 3-WIRE INTERFACE. DATA BYTE: DATA COMES FROM THE REGISTER SET BY THE COMMAND BYTE.

BLOCK WRITE FORMAT

S	ADDRESS	WR	ACK	COMMAND	ACK	BYTE COUNT= N	ACK	DATA BYTE 1	ACK	DATA BYTE	ACK	DATA BYTE N	ACK	Р
\	7 BITS	0		8 BITS		8 BITS		8 BITS		8 BITS		8 BITS		1

SLAVE ADDRESS: EQUIVALENT TO CHIP-SELECT LINE OF A 3-WIRE INTERFACE. COMMAND BYTE: DESTINATION ADDRESS DATA BYTE: DATA GOES INTO THE REGISTER SET BY THE

BLOCK READ FORMAT

S	ADDRESS	WR	ACK	COMMAND	ACK	SR	ADDRESS	WR	ACK	BYTE COUNT= N	ACK	DATA BYTE 1	ACK	DATA BYTE	ACK	DATA BYTE N	NACK	Р
\	7 BITS	0		8 BITS		-	7 BITS	1		8 BITS		8 BITS		8 BITS		8 BITS		†

SLAVE ADDRESS: EQUIVALENT TO CHIP-SELECT LINE OF A 3-WIRE INTERFACE. COMMAND BYTE: PREPARES DEVICE FOR BLOCK OPERATION SLAVE ADDRESS: EQUIVALENT TO CHIP-SELECT LINE OF A 3-WIRE INTERFACE. DATA BYTE: DATA IS READ FROM THE REGISTER (OR EEPROM LOCATION) SET BY THE COMMAND CODE

S = START CONDITION P = STOP CONDITION SR = REPEATED START CONDITION ACK = ACKNOWLEGE, SDA PULLED LOW DURING RISING EDGE OF SCL NACK = NOT ACKNOWLEGE, SDA LEFT HIGH DURING RISING EDGE OF SCL ALL DATA IS CLOCKED IN/OUT OF THE DEVICE ON RISING EDGES OF SCL

igg| = SDA TRANSISTIONS FROM HIGH TO LOW DURING PERIOD OF SCL

= SDA TRANSISTIONS FROM LOW TO HIGH DURING PERIOD OF SCL

图12. I²C/SMBus协议

D.C. = DON'T CARE

JTAG串行接口

MAX16047/MAX16049带有一个JTAG端口,是IEEE 1149.1 规范的子集。可以使用I²C或JTAG接口访问内部存储器; 但是,每次只能使用一个接口。MAX16047/MAX16049不 支持IEEE 1149.1边界扫描功能。MAX16047/MAX16049具有额外的JTAG指令和寄存器,这些指令和寄存器不包括在JTAG规范中,可以用于访问内部存储器。其它指令包括LOAD ADDRESS、WRITE、READ、REBOOT、SAVE和USERCODE。




图13. JTAG方框图

测试访问端口(TAP) 控制器状态机

TAP控制器是一个有限状态机,在TCK的上升沿响应TMS逻辑电平,图14给出了有限状态机的原理图。可能出现的状态如下所述:

Test-Logic-Reset: 上电时,TAP控制器处于Test-Logic-Reset状态。指令寄存器含有IDCODE指令。器件的所有系统逻辑电路将正常工作。如果将TMS驱动至高电平并保持5个时钟周期,器件将从任何状态进入到该状态。

Run-Test/Idle: Run-Test/Idle状态用于扫描操作之间或特定测试中。指令寄存器和测试寄存器保持空闲。

Select-DR-Scan: 所有测试寄存器保持其前一状态。 TMS为低电平时,在TCK的上升沿使控制器进入Capture-DR状态,初始化扫描过程。TMS为高电平时,在TCK上升沿,控制器进入Select-IR-Scan状态。

Capture-DR: 当前指令可以将数据并行装载到测试数据寄存器中。如果指令没有调用并行装载,或者所选寄存器不允许并行装载,测试寄存器将保持其当前值。在TCK的上升沿,如果TMS为低电平,控制器将进入Shift-DR状态,如果TMS为高电平,控制器进入Exit1-DR状态。




图14. TAP控制器状态图

Shift-DR: 当前指令所选择的测试数据寄存器连接在TDI和TDO之间,当TMS为低电平时,在每个TCK的上升沿数据向其串行输出移动一位。在TCK的上升沿,如果TMS为高电平,控制器进入Exitl-DR状态。

Exit1-DR: 在此状态下,控制器在TCK的上升沿进人Update-DR状态。如果TMS为低电平,控制器在TCK的上升沿进入Pause-DR状态。

Pause-DR: 此状态下暂停测试数据寄存器的移位。所有测试数据寄存器保持其前一状态。TMS为低电平时,控制器将保持该状态; TMS为高电平时,控制器在TCK的上升沿进入Exit2-DR状态。

Exit2-DR: 此状态下,如果TMS为高电平,控制器在TCK的上升沿进入Update-DR状态;如果TMS为低电平,控制器在TCK的上升沿进入Shift-DR状态。

Update-DR: Update-DR状态下,TCK的下降沿将数据从测试数据寄存器的移位寄存器通路锁存到输出锁存器。可以防止由于移位寄存器变化而导致并行输出的变化。在TCK上升沿,如果TMS为低电平,控制器进入Run-Test/Idle状态;如果TMS为高电平,进入Select-DR-Scan状态。

Select-IR-Scan: 所有测试数据寄存器保持其前一状态。在此状态下,指令寄存器保持不变。TMS为低电平时,控制器在TCK的上升沿进人Capture-IR状态;如果TMS为高电平,控制器在TCK的上升沿返回到Test-Logic-Reset状态。

Capture-IR: 通过Capture-IR状态将固定值装载到指令寄存器的移位寄存器,在TCK上升沿装载这些数据。如果TMS为高电平,控制器在TCK的上升沿进入Exit1-IR状态。如果TMS为低电平,控制器在TCK的上升沿进入Shift-IR状态。

Shift-IR: 在此状态下,指令寄存器的移位寄存器连接在TDI和TDO之间,如果TMS为低电平,在每个TCK的上升

沿数据向TDO串行输出移动一位。指令寄存器以及测试数据寄存器并行输出保持其前一状态。如果TMS为高电平,控制器在TCK的上升沿进入Exit1-IR状态。如果TMS为低电平,控制器在TCK的上升沿进入Shift-IR状态,并将数据在指令移位寄存器中移动一位。

Exit1-IR:如果TMS为低电平,控制器在TCK的上升沿进入Pause-IR状态;如果TMS为高电平,控制器在TCK的上升沿进入Update-IR状态。

Pause-IR: 暂停指令移位寄存器的移位过程。如果TMS为高电平,控制器在TCK的上升沿进入Exit2-IR状态;如果TMS为低电平,TCK的上升沿使控制器保持在Pause-IR状态。

Exit2-IR:如果TMS为高电平,控制器在TCK的上升沿进 人Update-IR状态;此状态下,如果TMS为低电平,控制 器将在TCK的上升沿回到Shift-IR。

Update-IR: 控制器进入此状态后,移入指令移位寄存器的代码在TCK的下降沿锁存到指令寄存器的并行输出。一旦锁存,该指令变为当前指令。当TMS为低电平时,控制器在TCK的上升沿进入Run-Test/Idle状态;TMS为高电平时,控制器进入Select-DR-Scan状态。

指令寄存器

指令寄存器含有一个移位寄存器和一个并行锁存输出,字长为5位。当TAP控制器进入Shift-IR状态时,指令移位寄存器连接在TDI和TDO之间。在Shift-IR状态下,如果TMS为低电平,在TCK的上升沿数据向TDO的串行输出移动一位。Exit1-IR状态或Exit2-IR状态下,如果TMS为高电平,控制器在TCK的上升沿进入Update-IR状态。在同一TCK的下降沿,将指令移位寄存器的数据锁存到指令寄存器的并行输出。表27列出了MAX16047/MAX16049所支持的指令及其各自的二进制运算代码。

表27. JTAG指令集

INSTRUCTION	HEX CODE	SELECTED REGISTER/ACTION
BYPASS	1Fh	Bypass. Mandatory instruction code.
IDCODE	00h	Manufacturer ID code and part number
USERCODE	03h	User code (user-defined ID)
LOAD ADDRESS	04h	Load address register content
READ DATA	05h	Memory read
WRITE DATA	06h	Memory write
REBOOT	07h	Resets the device
SAVE	08h	Stores current fault information in EEPROM
SETEXTRAM	09h	Extended page access on
RSTEXTRAM	0Ah	Extended page access off
SETEEPADD	0Bh	EEPROM page access on
RSTEEPADD	0Ch	EEPROM page access off

BYPASS: 当BYPASS指令锁存到并行指令寄存器时, TDI通过1位旁路测试数据寄存器连接至TDO。使数据能够由TDI传递至TDO,而不影响器件的正常工作。

IDCODE: 当IDCODE指令锁存到并行指令寄存器时,选中标识数据寄存器。在TCK上升沿,器件标识码装载到

标识数据寄存器,然后进入Capture-DR状态。Shift-DR可通过TDO将标识码串行移出。在Test-Logic-Reset过程中,IDCODE指令被强制送人指令寄存器。标识码的LSB位始终为'1',后续的11位表示制造商的JEDEC号,随后的16位数字为器件信息,4位是版本号,参见表28。

表28. 32位标识码

MSB			LSB
Version (4 bits)	Device ID (16 bits)	Manufacturer ID (11 bits)	Fixed value (1 bit)
0000	000000000000001	00011001011	1

USERCODE: 当USERCODE指令锁存到并行指令寄存器时,选中用户代码数据寄存器。器件用户代码在TCK上升沿装载到用户代码数据寄存器,随后,进入Capture-DR状

态。Shift-DR可通过TDO将用户代码串行移出,参见表29。这一指令可用于识别多个连接在JTAG链路的MAX16047/MAX16049器件。

表29. 32位用户代码数据

MSB		LSB
D.C. (don't cares)	I ² C/SMBus slave address	User identification (firmware version)
0000000000000000	See Table 31	r5Ch[7:0] contents

LOAD ADDRESS: 这是对标准IEEE 1149.1指令集的扩展,以支持对MAX16047/MAX16049存储器的访问。在Shift-DR状态下,当LOAD ADDRESS指令锁存到指令寄存器时,TDI通过8位存储器地址测试数据寄存器连接至TDO。

READ DATA: 这是对标准IEEE 1149.1指令集的扩展,以支持对MAX16047/MAX16049存储器的访问。在Shift-DR状态下,当READ指令锁存到指令寄存器时,TDI通过8位存储器读测试数据寄存器连接至TDO。

WRITE DATA: 这是对标准IEEE 1149.1指令集的扩展, 以支持对MAX16047/MAX16049存储器的访问。在Shift-DR 状态下,当WRITE指令锁存到指令寄存器时,TDI通过8 位存储器写测试数据寄存器连接至TDO。

REBOOT: 这是对标准IEEE 1149.1指令集的扩展,启动 MAX16047/MAX16049软件控制的复位。当REBOOT指令 锁存到指令寄存器中时,MAX16047/MAX16049复位,立即开始启动序列。

SAVE: 这是对标准IEEE 1149.1指令集的扩展,用于触发故障记录。根据关键故障记录控制寄存器(r47h)的配置,当前的ADC转换结果以及故障信息被存入EEPROM中。

SETEXTRAM: 这是对标准IEEE 1149.1指令集的扩展, 支持对扩展页面的访问。扩展后的寄存器包括ADC转换 结果以及GPIO输入/输出数据。

RSTEXTRAM: 这是对标准IEEE 1149.1指令集的扩展。通过RSTEXTRAM返回到默认页面,禁止对扩展页面的访问。

SETEEPADD: 这是对标准IEEE 1149.1指令集的扩展, 支持对EEPROM页面的访问。一旦发送SETEEPADD命令, 所有地址只被识别为EEPROM地址。

RSTEEPADD: 这是对标准IEEE 1149.1指令集的扩展。通过RSTEEPADD返回到默认页面,禁止对EEPROM的访问。

应用信息

编程前的器件状态

没有通过JTAG或I²C接口设置EEPROM时,EN_OUT_输出的默认配置为低电平有效的漏极开路输出。如果需要保持EN_OUT_为高电平或低电平,以防止在EEPROM设置之

前过早开启电源,则需连接一个电阻至地或电源。如果 输出配置为漏极开路,采用单独的上拉电阻,不要对地 连接电阻。

上电时的器件状态

当 V_{CC} 从0V上升时, \overline{RESET} 输出在 V_{CC} 达到1.4V之前为高阻态,从这一点开始复位输出被驱动至低电平。在 V_{CC} 达到2.85V,EEPROM内容被复制到寄存器存储器之前,所有其它输出保持高阻态;在此之后,输出恢复到相应的设置状态。

维持故障状态下的供申

发生电路掉电故障时,需要在一定时间内维持MAX16047/MAX16049的供电,以确保完成EEPROM故障记录。所需要的时间周期取决于故障控制寄存器(r47h[1:0])的设置,如表30所示。

表30. EEPROM故障记录周期

FAULT CONTROL REGISTER VALUE r47h[1:0]	DESCRIPTION	REQUIRED PERIOD tFAULT_SAVE (ms)		
00	Failed lines and ADC values saved	204		
01	Failed lines saved	60		
10	ADC values saved	168		
11	No information saved	_		

对于没有提供不间断电源的应用,发生故障期间可以利用电源 V_{IN} 和 V_{CC} 之间放置的二极管和大电容维持关断状态下的供电(图15)。电容值取决于 V_{IN} 以及需要支持的供电时间 t_{FAULT_SAVE} 。利用下式计算电容值:

$$C = \frac{t_{FAULT_SAVE} \times t_{CC(MAX)}}{v_{IN} - v_{DIODE} - v_{CC(MIN)}}$$

其中,电容单位是法拉, t_{FAULT_SAVE} 的单位为秒。 $I_{CC(MAX)}$ 为5mA, V_{DIODE} 为二极管压降, V_{UVLO} 为2.85V。例如,对于14V的 V_{IN} ,0.7V的二极管压降和0.204s的 t_{FAULT_SAVE} ,需要的最小电容是100 μ F。




图15. 发生故障期间维持关断状态下的供电电路

驱动高边MOSFET开关

MAX16047/MAX16049通过外部n沟道MOSFET开关实现电压跟踪。使用串联MOSFET配置闭环电压跟踪电路,将MAX16047/MAX16049的四路可编程输出(EN_OUT1-EN_OUT4)配置为闭环跟踪输出,配置四个GPIO为检测返回输入(INS1-INS4)。连接EN_OUT_输出和n沟道MOSFET的栅极,连接MOSFET源极和INS_反馈输入,通过相应的MON_输入监测MOSFET的漏极(见图16)。输入和输出必须分配在同一时隙(参见闭环跟踪部分)。在配置寄存器中设置上电和断电的摆率。如果需要加强对关断的控制,使能INS 端连接的100Ω内部下拉电阻。

MAX16047/MAX16049的6路可编程输出(EN_OUT1-EN_OUT6)可以配置为电荷泵输出。这种情况下,它们可以驱动串联n沟道MOSFET的栅极,不具有闭环跟踪功能。以这种方式配置时,这些输出可以作为简单的功率开关,接通电源电压。利用下式近似计算摆率SR:

$$SR = \frac{I_{CP}}{\left(C_{GATE} + C_{EXT}\right)}$$

其中, I_{CP} 为 6μ A (典型值)电荷泵源出电流, C_{GATE} 是 MOSFET的栅极电容, C_{EXT} 是连接在栅极和地之间的电容。由于没有 100Ω 下拉电阻,因此,不能很好地控制关断。

如果实际应用中需要控制6个以上的串联MOSFET,可以在配置为低电平有效的漏极开路输出上连接额外的p沟道串联MOSFET(图17)。在MOSFET的栅极和源极之间连接一个上拉电阻,确定不会超过MAX16047/MAX16049的绝对额定值。




图16. 闭环跟踪




图17. p沟道串联MOSFET的连接

栅极和地之间增加一个电容可以简单地控制摆率。可以利用上拉电阻和栅极与地之间的电容构成的RC充电曲线近似计算摆率。注意,由于没有100Ω下拉电阻,因此,不能很好地控制关断。

确保MOSFET有较低的栅-源电压门限(V_{GS_TH})和R_{DS(ON)},请参考表31推荐的n沟道MOSFET。

布板和旁路

采用 1μ F陶瓷电容分别将DBP和ABP旁路至GND。采用 10μ F电容将 V_{CC} 旁路至地。避免在敏感的模拟区域出现数字回流布线,例如模拟供电输人回路或者ABP的旁路电容接地等。使用专用的模拟和数字地平面,电容应尽可能靠近器件连接。

表31. 推荐的MOSFET

MANUFACTURER	PART	MAX V _{DS} (V)	V _{GS_TH}	$R_{DS(ON)}$ AT $V_{GS} = 4.5V$ $(m\Omega)$	I _{MAX} AT 50mV VOLTAGE DROP (A)	Qg (typ) (nC)	PACKAGE
	FDC633N	30	0.67	42	1.19	11	Super SOT-6
Fairchild	FDP8030L FDB8030L	30	1.5	4.5	11.11	120	TO-220 TO-263AB
	FDD6672A	30	1.2	9.5	5.26	33	TO-252
	FDS8876	30	2.5	10.2	2.94	15	SO-8
	Si7136DP	20	3	4.5	11.11	24.5	SO-8
	Si4872DY	30	1	10	5	27	SO-8
Vishay	SUD50N02-09P	20	3	17	2.94	10.5	TO-252
	Si1488DH	20	0.95	49	1.02	6	SOT-363 SC70-6
	IRL3716	20	3	4.8	10.4	53	TO220AB D ² PAK TO-262
International	IRL3402	20	0.7	10	5	78 (max)	TO220AB
Rectifier	IRL3715Z	20	2.1	15.5	3.22	7	TO220AB D ² PAK TO-262
	IRLM2502	20	1.2	45	1.11	8	SOT23-3 Micro3

寄存器映射

PAGE	ADDRESS	READ/WRITE	DESCRIPTION
Ext	00h	R	MON1 ADC Result Register (MSB)
Ext	01h	R	MON1 ADC Result Register (LSB)
Ext	02h	R	MON2 ADC Result Register (MSB)
Ext	03h	R	MON2 ADC Result Register (LSB)
Ext	04h	R	MON3 ADC Result Register (MSB)
Ext	05h	R	MON3 ADC Result Register (LSB)
Ext	06h	R	MON4 ADC Result Register (MSB)
Ext	07h	R	MON4 ADC Result Register (LSB)
Ext	08h	R	MON5 ADC Result Register (MSB)
Ext	09h	R	MON5 ADC Result Register (LSB)
Ext	0Ah	R	MON6 ADC Result Register (MSB)
Ext	0Bh	R	MON6 ADC Result Register (LSB)
Ext	0Ch	R	MON7 ADC Result Register (MSB)
Ext	0Dh	R	MON7 ADC Result Register (LSB)
Ext	0Eh	R	MON8 ADC Result Register (MSB)
Ext	0Fh	R	MON8 ADC Result Register (LSB)
Ext	10h	R	MON9 ADC Result Register (MSB)*
Ext	11h	R	MON9 ADC Result Register (LSB)*
Ext	12h	R	MON10 ADC Result Register (MSB)*
Ext	13h	R	MON10 ADC Result Register (LSB)*
Ext	14h	R	MON11 ADC Result Register (MSB)*
Ext	15h	R	MON11 ADC Result Register (LSB)*
Ext	16h	R	MON12 ADC Result Register (MSB)*
Ext	17h	R	MON12 ADC Result Register (LSB)*
Ext	18h	R/W	Fault Register—Failed Line Flags
Ext	19h	R/W	Fault Register—Failed Line Flags
Ext	1Ah	R/W	GPIO Data Out
Ext	1Bh	R	GPIO Data In
Ext	1Ch-1Dh	R/W	Reserved
Default	00h-0Bh	R/W	Reserved
EEPROM	00h	R/W	Power-Up Fault Registers
EEPROM	01h	R/W	Failed Line Flags (Fault Registers)
EEPROM	02h	R/W	Failed Line Flags (Fault Registers)
EEPROM	03h	R/W	MON1 Conversion Result at Time of Fault
EEPROM	04h	R/W	MON2 Conversion Result at Time of Fault
EEPROM	05h	R/W	MON3 Conversion Result at Time of Fault
EEPROM	06h	R/W	MON4 Conversion Result at Time of Fault
EEPROM	07h	R/W	MON5 Conversion Result at Time of Fault
EEPROM	08h	R/W	MON6 Conversion Result at Time of Fault
EEPROM	09h	R/W	MON7 Conversion Result at Time of Fault

寄存器映射(续)

PAGE	ADDRESS	READ/WRITE	DESCRIPTION
EEPROM	0Ah	R/W	MON8 Conversion Result at Time of Fault
EEPROM	0Bh	R/W	MON9 Conversion Result at Time of Fault*
EEPROM	0Ch	R/W	MON10 Conversion Result at Time of Fault*
EEPROM	0Dh	R/W	MON11 Conversion Result at Time of Fault*
EEPROM	0Eh	R/W	MON12 Conversion Result at Time of Fault*
Def/EE	0Fh	R/W	ADC MON4–MON1 Voltage Ranges
Def/EE	10h	R/W	ADC MON8-MON5 Voltage Ranges
Def/EE	11h	R/W	ADC MON12-MON9 Voltage Ranges*
Def/EE	12h-14h	R/W	Reserved
Def/EE	15h	R/W	FAULT1 Dependencies
Def/EE	16h	R/W	FAULT1 Dependencies
Def/EE	17h	R/W	FAULT2 Dependencies
Def/EE	18h	R/W	FAULT2 Dependencies
Def/EE	19h	R/W	RESET Output Configuration
Def/EE	1Ah	R/W	RESET Output Dependencies
Def/EE	1Bh	R/W	RESET Output Dependencies
Def/EE	1Ch	R/W	GPIO Configuration
Def/EE	1Dh	R/W	GPIO Configuration
Def/EE	1Eh	R/W	GPIO Configuration
Def/EE	1Fh	R/W	EN_OUT1-EN_OUT3 Output Configuration
Def/EE	20h	R/W	EN_OUT3-EN_OUT6 Output Configuration
Def/EE	21h	R/W	EN_OUT6-EN_OUT9 Output Configuration*
Def/EE	22h	R/W	EN_OUT10-EN_OUT12 Output Configuration*
Def/EE	23h	R/W	MON1 Early Warning Threshold
Def/EE	24h	R/W	MON1 Overvoltage Threshold
Def/EE	25h	R/W	MON1 Undervoltage Threshold
Def/EE	26h	R/W	MON2 Early Warning Threshold
Def/EE	27h	R/W	MON2 Overvoltage Threshold
Def/EE	28h	R/W	MON2 Undervoltage Threshold
Def/EE	29h	R/W	MON3 Early Warning Threshold
Def/EE	2Ah	R/W	MON3 Overvoltage Threshold
Def/EE	2Bh	R/W	MON3 Undervoltage Threshold
Def/EE	2Ch	R/W	MON4 Early Warning Threshold
Def/EE	2Dh	R/W	MON4 Overvoltage Threshold
Def/EE	2Eh	R/W	MON4 Undervoltage Threshold
Def/EE	2Fh	R/W	MON5 Early Warning Threshold
Def/EE	30h	R/W	MON5 Overvoltage Threshold
Def/EE	31h	R/W	MON5 Undervoltage Threshold
Def/EE	32h	R/W	MON6 Early Warning Threshold
Def/EE	33h	R/W	MON6 Overvoltage Threshold

寄存器映射(续)

PAGE	ADDRESS	READ/WRITE	DESCRIPTION
Def/EE	34h	R/W	MON6 Undervoltage Threshold
Def/EE	35h	R/W	MON7 Early Warning Threshold
Def/EE	36h	R/W	MON7 Overvoltage Threshold
Def/EE	37h	R/W	MON7 Undervoltage Threshold
Def/EE	38h	R/W	MON8 Early Warning Threshold
Def/EE	39h	R/W	MON8 Overvoltage Threshold
Def/EE	3Ah	R/W	MON8 Undervoltage Threshold
Def/EE	3Bh	R/W	MON9 Early Warning Threshold*
Def/EE	3Ch	R/W	MON9 Overvoltage Threshold*
Def/EE	3Dh	R/W	MON9 Undervoltage Threshold*
Def/EE	3Eh	R/W	MON10 Early Warning Threshold*
Def/EE	3Fh	R/W	MON10 Overvoltage Threshold*
Def/EE	40h	R/W	MON10 Undervoltage Threshold*
Def/EE	41h	R/W	MON11 Early Warning Threshold*
Def/EE	42h	R/W	MON11 Overvoltage Threshold*
Def/EE	43h	R/W	MON11 Undervoltage Threshold*
Def/EE	44h	R/W	MON12 Early Warning Threshold*
Def/EE	45h	R/W	MON12 Overvoltage Threshold*
Def/EE	46h	R/W	MON12 Undervoltage Threshold*
Def/EE	47h	R/W	Fault Control
Def/EE	48h	R/W	Faults Causing Emergency EEPROM Save
Def/EE	49h	R/W	Faults Causing Emergency EEPROM Save
Def/EE	4Ah	R/W	Faults Causing Emergency EEPROM Save
Def/EE	4Bh	R/W	Faults Causing Emergency EEPROM Save
Def/EE	4Ch	R/W	Faults Causing Emergency EEPROM Save
Def/EE	4Dh	R/W	Software Enable/MARGIN
Def/EE	4Eh	R/W	Power-Up/Power-Down Pulldown Resistors
Def/EE	4Fh	R/W	Autoretry, Slew Rate, and ADC Fault Deglitch
Def/EE	50h	R/W	Sequence Delays
Def/EE	51h	R/W	Sequence Delays
Def/EE	52h	R/W	Sequence Delays
Def/EE	53h	R/W	Sequence Delays
Def/EE	54h	R/W	Sequence Delays/Reverse-Sequence Bit
Def/EE	55h	R/W	Watchdog Timer Setup
Def/EE	56h	R/W	MON2-MON1 Slot Assignment from Slot 1 to Slot 12
Def/EE	57h	R/W	MON4-MON3 Slot Assignment from Slot 1 to Slot 12
Def/EE	58h	R/W	MON6-MON5 Slot Assignment from Slot 1 to Slot 12
Def/EE	59h	R/W	MON8-MON7 Slot Assignment from Slot 1 to Slot 12
Def/EE	5Ah	R/W	MON10–MON9 Slot Assignment from Slot 1 to Slot 12*

寄存器映射(续)

PAGE	ADDRESS	READ/WRITE	DESCRIPTION
Def/EE	5Bh	R/W	MON12–MON11 Slot Assignment from Slot 1 to Slot 12*
Def/EE	5Ch	R/W	Customer Firmware Version
Def/EE	5Dh	R/W	EEPROM and Configuration Lock
Def/EE	5Eh	R/W	EN_OUT2-EN_OUT1 Slot Assignment from Slot 0 to Slot 11
Def/EE	5Fh	R/W	EN_OUT4-EN_OUT2 Slot Assignment from Slot 0 to Slot 11
Def/EE	60h	R/W	EN_OUT6-EN_OUT5 Slot Assignment from Slot 0 to Slot 11
Def/EE	61h	R/W	EN_OUT8-EN_OUT7 Slot Assignment from Slot 0 to Slot 11
Def/EE	62h	R/W	EN_OUT10-EN_OUT9 Slot Assignment from Slot 0 to Slot 11*
Def/EE	63h	R/W	EN_OUT12-EN_OUT11 Slot Assignment from Slot 0 to Slot 11*
Def/EE	64h	R/W	INS Power-Good (PG) Thresholds
Def/EE	65h	R	Manufacturing Revision Code
Def/EE	66h–93h	_	Reserved
EEPROM	9Ch-FFh	R/W	User EEPROM

^{*}仅指MAX16047

注: Ext代表扩展页面中包含的寄存器, Def/EE代表默认页面中包含的寄存器, EEPROM代表EEPROM存储器位置, Def/EE代表保存在 EEPROM中的位置, 在启动时装载到默认页面的相同地址。


选型指南

PART	VOLTAGE DETECTOR INPUTS	GENERAL-PURPOSE INPUTS/OUTPUTS	SEQUENCING OUTPUTS	
MAX16047ETN+	12	6	12	
MAX16049ETN+	8	6	8	

	芯片信息
PROCESS: BICMOS	


MIXIM

引脚配置



封装信息

(本数据资料提供的封装图可能不是最近的规格,如需最近的封装外形信息,请查询 www.maxim-ic.com.cn/packages.)



封装信息(续)

(本数据资料提供的封装图可能不是最近的规格,如需最近的封装外形信息,请查询 www.maxim-ic.com.cn/packages.)

NOTES:
1. DIE THICKNESS ALLOWABLE IS 0.225mm MAXIMUM (0.009 INCHES MAXIMUM).

2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. - 1994.

N IS THE NUMBER OF TERMINALS, NO IS THE NUMBER OF TERMINALS IN X-DIRECTION & NO IS THE NUMBER OF TERMINALS IN Y-DIRECTION.

4. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.

THE PIN #1 IDENTIFIER MUST BE LOCATED ON THE TOP SURFACE OF THE PACKAGE VITHIN HATCHED AREA AS SHOWN. EITHER AN INDENTATION MARK OR INK/LASER MARK IS ACCEPTABLE.

ALL DIMENSIONS ARE IN MILLIMETERS.

7. PACKAGE WARPAGE MAX 0.01mm.

APPLIES TO EXPOSED PAD AND TERMINALS, EXCLUDES INTERNAL DIMENSION OF EXPOSED PAD.

MEETS JEDEC MO220.

⚠ MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

11. NUMBER OF LEADS ARE FOR REFERENCE ONLY.

12. ALL DIMENSIONS APPLY TO BOTH LEADED AND PHFREE PARTS.

	EXPOSED PAD VARIATION						
PKG.		D2			E2		JEDEC
CODE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	DEDEC
T5688-2	6.50	6.65	6.70	6.50	6.65	6.70	WLLD-5
T5688-3	6.50	6.65	6.70	6.50	6.65	6.70	WLLD-5
T5688MN - 3	6.50	6.65	6.70	6.50	6.65	6.70	WIID-5

SYMBOL	5			
ို	MIN. NOM. MAX.			NOTE
Α	0.70	0.75	0.80	
ь	0.20	0.25	0.30	4
D	7.90	8.00	8.10	
Ε	7.90	8.00	8.10	
e		;		
N	56			3
Nd	14			3
Ne	14			3
L	0.30	0.40	0.50	
A1	0.00			
A2	0.20 REF			
k	0.25			

DALLAS /VI/JXI/VI

PACKAGE OUTLINE 56L THIN QFN, 8x8x0.8mm

BOCLMENT CONTROL NO 21-0135

-DRAWING NOT TO SCALE-

F

修订历史

修订次数	修订日期	说明	修改页
0	11/07	最初版本。	_
1	2/08	删除了 <i>定购信息</i> 表中的未来产品标识,更新了 <i>封装信息</i> 。	1, 61, 62

Maxim北京办事处

北京 8328信箱 邮政编码 100083

免费电话: 800 810 0310 电话: 010-6211 5199 传真: 010-6211 5299

Maxim不对Maxim产品以外的任何电路使用负责,也不提供其专利许可。Maxim保留在任何时间、没有任何通报的前提下修改产品资料和规格的权利。