首页 | 最新需求 | 最新现货 | IC库存 | 供应商 | IC英文资料库 | IC中文资料库 | IC价格 | 电路图 | 应用资料 | 技术资料
 IC型号:
您现在的位置:首页 >  IC英文资料库 进入手机版 
 
资料编号:965389
 
资料名称:ADS5275IPFP
 
文件大小: 303K
   
说明
 
介绍:
8-Channel, 10-Bit, 40MSPS ADC with Serial LVDS Interface
 
 


: 点此下载
 
1
浏览型号ADS5275IPFP的Datasheet PDF文件第2页
2
浏览型号ADS5275IPFP的Datasheet PDF文件第3页
3
浏览型号ADS5275IPFP的Datasheet PDF文件第4页
4
浏览型号ADS5275IPFP的Datasheet PDF文件第5页
5
浏览型号ADS5275IPFP的Datasheet PDF文件第6页
6
浏览型号ADS5275IPFP的Datasheet PDF文件第7页
7
浏览型号ADS5275IPFP的Datasheet PDF文件第8页
8
浏览型号ADS5275IPFP的Datasheet PDF文件第9页
9
 
本平台电子爱好着纯手工中文简译:截至2020/5/17日,支持英文词汇500个
 
  
产品 预告(展)
特性
产品
描述
10−Bit
模数转换器
PLL
s/h
Se rializer
1X ADCLK
6X ADCLK
IN1
P
ADCLK
IN1
N
OUT1
P
OUT1
N
10−Bit
模数转换器
s/h Se rializer
IN2
P
IN2
N
OUT2
P
OUT2
N
10−Bit
模数转换器
s/h Se rializer
IN3
P
IN3
N
OUT3
P
OUT3
N
LCLK
P
LCLK
N
ADCLK
P
ADCLK
N
10−Bit
模数转换器
s/h
Se rializer
IN4
P
IN4
N
OUT4
P
OUT4
N
10−Bit
模数转换器
s/h Se rializer
IN5
P
IN5
N
OUT5
P
OUT5
N
10−Bit
模数转换器
s/h
Se rializer
IN6
P
IN6
N
OUT6
P
OUT6
N
10−Bit
模数转换器
s/h Se rializer
IN7
P
IN7
N
OUT7
P
OUT7
N
10−Bit
模数转换器
s/h
Se rializer
Reference
IN8
P
IN8
N
REF
T
t/ext
V
C M
REF
B
OUT8
P
OUT8
N
R egisters
SCLK
SDAT一个
CS
控制
RESET
PD
ADS5275
SBAS300–JANUARY2004–REVISEDNOVEMBER2004
8-频道,10-位,40mspsadc
withSerialLVDSInterface
theads5275providesinternalreferences,orcan
optionallybedrivenwithexternalreferences.最好的
maximumsamplerate:40msps
performancecanbeachievedthroughtheinternal
10-bitresolution
referencemode.
NoMissingCodes
theads5275isavailableinapowerpadtqfp-80
powerdissipation:768mw
packageandarespecifiedovera-40
°
Cto+85
°
C
operatingrange.
CMOSTechnology
simultaneoussample-和-支撑
60.5dbsnrat10mhzif
SerializedLVDSOutputsMeetorExceed
requirementsofansitia/eia-644-astandard
InternalandExternalReferences
3.3vdigital/analogsupply
tqfp-80powerpad™package
PortableUltrasoundSystems
TapeDrives
TestEquipment
theads5275isahigh-效能,40msps,
8-频道,parallelanalog-至-digitalconverter(模数转换器).
internalreferencesareprovided,simplifyingsystem
designrequirements.lowpowerconsumptionallows
forthehighestofsystemintegrationdensities.串行
lvds(低-voltagedifferentialsignaling)outputsre-
ducethenumberofinterfacelinesandpackagesize.
inlvds,anintegratedphaselockloopmultipliesthe
incomingadcsamplingclockbyafactorof6.这个
高-frequencylvdsclockisusedinthedata
serializationandtransmissionprocessandiscon-
vertedtoanLVDSsignalfortransmissioninparallel
withthedata.providingthisadditionallvdsclock
allowsforeasydelaymatching.thewordoutputof
eachinternalADCisserializedandtransmittedeither
msborlsbfirst.thebitfollowingtherisingedgeof
theadcclockoutputisthefirstbitoftheword.
pleasebeawarethatanimportantnoticeconcerningavailability,standardwarranty,anduseincriticalapplicationsoftexas
instrumentssemiconductorproductsanddisclaimerstheretoappearsattheendofthisdatasheet.
powerpadisatrademarkoftexasinstruments.
allothertrademarksarethepropertyoftheirrespectiveowners.
productpreviewinformationconcernsproductsintheforma-
copyright©2004,texasinstrumentsincorporated
tiveordesignphaseofdevelopment.characteristicdataandother
specificationsaredesigngoals.texasinstrumentsreservesthe
righttochangeordiscontinuetheseproductswithoutnotice.
资料评论区:
点击回复标题作者最后回复时间

标 题:
内 容:
用户名:
手机号:    (*未登录用户需填写手机号,手机号不公开,可用于网站积分.)
      
关于我们 | 联系我们
电    话13410210660             QQ : 84325569   点击这里与集成电路资料查询网联系
联系方式: E-mail:CaiZH01@163.com