首页 | 最新需求 | 最新现货 | IC库存 | 供应商 | IC英文资料库 | IC中文资料库 | IC价格 | 电路图 | 应用资料 | 技术资料
 IC型号:
您现在的位置:首页 >  IC英文资料库 进入手机版 
 
资料编号:546108
 
资料名称:ADS8406IPFFBR
 
文件大小: 536.33K
   
说明
 
介绍:
16-BIT, 1.25 MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICRO POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE
 
 


: 点此下载
  浏览型号ADS8406IPFFBR的Datasheet PDF文件第16页
16
浏览型号ADS8406IPFFBR的Datasheet PDF文件第17页
17
浏览型号ADS8406IPFFBR的Datasheet PDF文件第18页
18
浏览型号ADS8406IPFFBR的Datasheet PDF文件第19页
19

20
浏览型号ADS8406IPFFBR的Datasheet PDF文件第21页
21
浏览型号ADS8406IPFFBR的Datasheet PDF文件第22页
22
浏览型号ADS8406IPFFBR的Datasheet PDF文件第23页
23
浏览型号ADS8406IPFFBR的Datasheet PDF文件第24页
24
 
本平台电子爱好着纯手工中文简译:截至2020/5/17日,支持英文词汇500个
www.德州仪器.com
DIGITALINTERFACE
TimingAndControl
ReadingData
ADS8406
SLAS426A–AUGUST2004–REVISEDDECEMBER2004
principlesofoperation(持续)
Seethetimingdiagramsinthespecificationssectionfordetailedinformationontimingsignalsandtheir
(所需的)东西.
TheADS8406usesaninternaloscillatorgeneratedclockwhichcontrolstheconversionrateandinturnthe
throughputoftheconverter.noexternalclockinputisrequired.
conversionsareinitiatedbybringingtheconvstpinlowforaminimumof20ns(afterthe20nsminimum
requirementhasbeenmet,theconvstpincanbebroughthigh),whilecsislow.theads8406switchesfrom
thesampletotheholdmodeonthefallingedgeoftheconvstcommand.acleanandlowjitterfallingedgeof
thissignalisimportanttotheperformanceoftheconverter.thebusyoutputisbroughthighafterconvst
goeslow.busystayshighthroughouttheconversionprocessandreturnslowwhentheconversionhasended.
SamplingstartsassoonastheconversionisoverwhenCSistiedloworstartswiththefallingedgeofCSwhen
busyislow.
bothrdandcscanbehighduringandbeforeaconversionwithoneexception(csmustbelowwhen
convstgoeslowtoinitiateaconversion).boththerdandcspinsarebroughtlowinordertoenablethe
paralleloutputbuswiththeconversion.
theads8406outputsfullparalleldataintwo'scomplementformatasshownintable1.theparalleloutputis
activewhencsandrdarebothlow.thereisaminimalquietzonerequirementaroundthefallingedgeof
convst.thisis50nspriortothefallingedgeofconvstand40nsafterthefallingedge.nodatareadshould
beattemptedwithinthiszone.anyothercombinationofcsandrdsetstheparalleloutputto3-状态.byteis
usedformultiwordreadoperations.byteisusedwheneverlowerbitsoftheconverterresultareoutputonthe
higherbyteofthebus.refertotable1foridealoutputcodes.
table1.idealinputvoltagesandoutputcodes
DESCRIPTIONANALOGVALUEDIGITALOUTPUT
fullscalerange2(+v
ref
)
2'scomplement
leastsignificantbit(lsb)2(+v
ref
)/65536
BINARYCODEHEXCODE
+fullscale(+v
ref
)–1lsb01111111111111117fff
Midscale0V00000000000000000000
Midscale–1LSB0V–1LSB1111111111111111FFFF
–fullscale(–v
ref
)10000000000000008000
theoutputdataisafull16-bitword(d15–d0)ondb15–db0pins(msb–lsb)ifbyteislow.
theresultmayalsobereadonan8-bitbusforconvenience.thisisdonebyusingonlypinsdb15–db8.inthis
casetworeadsarenecessary:thefirstasbefore,leavingbytelowandreadingthe8mostsignificantbitson
pinsdb15–db8,thenbringingbytehigh.whenbyteishigh,thelowbits(d7–d0)appearonpinsdb15–d8.
thesemultiwordreadoperationscanbedonewithmultipleactiverd(toggling)orwithrdtiedlowforsimplicity.
ConversionDataReadout
DATAREADOUT
字节
DB15–DB8PinsDB7–DB0Pins
highd7–d0allone's
LowD15–D8D7–D0
20
资料评论区:
点击回复标题作者最后回复时间

标 题:
内 容:
用户名:
手机号:    (*未登录用户需填写手机号,手机号不公开,可用于网站积分.)
      
关于我们 | 联系我们
电    话13410210660             QQ : 84325569   点击这里与集成电路资料查询网联系
联系方式: E-mail:CaiZH01@163.com