

CMOS 8-bit Single Chip Microcomputer

Piggyback/
evaluator type

Description

The CXP88100 is a CMOS 8-bit single chip micro-computer of piggyback/evaluator combined type, which is developed for evaluating the function of the CXP88132/88140/88152/88160/88216/88220/88224.

Features

- A wide instruction set (213 instructions) which cover various types of data.
 - 16-bit operation/multiplication and division/boolean bit operation instructions

- Minimum instruction cycle

- Applicable EPROM
- Incorporated RAM capacity
- Peripheral functions

- A/D converter

- Serial interface

- Timer

- High precision timing pattern generator

- PWM/DA gate output

- Servo input control

- VSYNC separator

- FRC capture unit

- PWM output

- VISS/VASS circuit

- Remote control receiving circuit

- Fluorescent display panel controller/driver

- Tri-state output

- Psendo HSYNC output function

- High-speed head switching circuit

- Interruption

- Standby mode

- Package


Note) Mask option depends on the type of the CXP88100A. Refer to the Products List for details.

Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

100 pin PQFP (Ceramic)



250ns at 16MHz operation

122μs at 32kHz operation

LCC type 27C512 (Maximum 60Kbytes are available.)

1296 bytes

8-bit, 8-channel, successive approximation method
(Conversion time of 20.0μs/16MHz)

Incorporated 8-bit and 8-stage FIFO

(auto transfer for 1 to 8 bytes), 1 channel

8-bit clock synchronous type, 1 channel

8-bit timer, 8-bit timer/counter

19-bit time base timer, 32kHz timer/counter

PPG 8-pin, 21-stage programmable, RTG 5 pins, 2 channels

PWM output 12 bits 2 channels

(Repetitive frequency 62.5kHz/16MHz)

DA gate pulse output 13 bits, 4 channels

Capstan FG, drum FG/PG, CTL input

Incorporated 26-bit and 8-stage FIFO

14 bits, 1 channel

Pulse duty auto detection circuit

8-bit pulse measurement counter with on-chip, 6-stage FIFO

Maximum 144 segments display possible

Hardwave key scan function

(Maximum 16 x 3 key matrix compatible.)


PPG output 1 pin, RTG output 1 pin, output 8 pins

22 factors, 15 vectors, multi-interruption possible

SLEEP/STOP


100-pin ceramic QFP

Pin Assignment in Piggyback Mode



- Note)**
1. NC (Pin 90) is always connected to VDD.
 2. VSS (Pins 41 and 88) are both connected to GND.
 3. MP (Pin 39) is always connected to GND.


Pin Assignment in Evaluator Mode



- Note)**
1. NC (Pin 90) is always connected to V_{DD}.
 2. V_{SS} (Pins 41 and 88) are both connected to GND.
 3. MP (Pin 39) is always connected to GND.

EPROM Read Timing ($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5V , $V_{SS} = 0\text{V}$)

Item	Symbol	Pin	Min.	Max.	Unit
Address → data input delay time	t_{ACC}	A0 to A15 D0 to D7		75	ns
Address → data hold time	t_{IH}	A0 to A15 D0 to D7	0		ns

**Products List**


Option item	Products							
	Mask product							Piggyback/evaluator product
	CXP 88132	CXP 88140	CXP 88152	CXP 88160	CXP 88216	CXP 88220	CXP 88224	CXP88100A-U01Q
Package	100-pin plastic QFP							100-pin ceramic PQFP
ROM capacity	32K bytes	40K bytes	52K bytes	60K bytes	16K bytes	20K bytes	24K bytes	EPROM 60Kbytes
Pull-up resistor for reset pin	Existent/Non-existent							Existent
Input circuit format*1	CMOS schmitt/TTL schmitt							TTL schmitt
Pull-down resistor for high voltage drive pin	Existent/Non-existent							Existent*2

*1 On PG4/SYNC0 pin and PG5/SYNC1 pin, the input circuit format can be selected to every pin.

*2 Not exist on PD0/S0 to PD7/S7.



Piggyback mode

Evaluator mode



Unit: mm

100PIN PQFP (CERAMIC)



PACKAGE STRUCTURE

SONY CODE	PQFP-100C-L01
EIAJ CODE	AQFP100-C-0000-A
JEDEC CODE	_____

PACKAGE MATERIAL	CERAMIC
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	5.7g

