

512K x 8 (4-MBIT) DYNAMIC RAM WITH FAST PAGE MODE

APRIL 2005

FEATURES

- · Fast access and cycle time
- TTL compatible inputs and outputs
- Refresh Interval: 1024 cycles/16 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
- · JEDEC standard pinout
- Single power supply: 3.3V ± 10%
- Lead-free available

DESCRIPTION

The *ISSI* IS41LV85125B is 512,288 x 8-bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 1024 random accesses within a single row with access cycle time as short as 12 ns per 8-bit word.


These features make the IS41LV85125B ideally suited for high band-width graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IS41LV85125B is available in a 28-pin, 400-mil SOJ package.

KEY TIMING PARAMETERS

Parameter	-60	Unit
Max. RAS Access Time (trac)	60	ns
Max. CAS Access Time (tcac)	15	ns
Max. Column Address Access Time (taa)	30	ns
Min. Fast Page Mode Cycle Time (tpc)	40	ns
Min. Read/Write Cycle Time (trc)	110	ns

PIN CONFIGURATION 28-Pin SOJ




PIN DESCRIPTIONS

A0-A9	Address Inputs
I/O0-I/O7	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
V _{DD}	Power
GND	Ground
NC	No Connection

Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function		RAS	CAS	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Н	Χ	Χ	Х	High-Z
Read		L	L	Н	L	ROW/COL	D оит
Write: Word (Earl	Write: Word (Early Write)		L	L	Χ	ROW/COL	Din
Read-Write		L	L	H→L	L→H	ROW/COL	Dout, Din
Hidden Refresh	Read	$L{\rightarrow}H{\rightarrow}L$	L	Н	L	ROW/COL	D оит
	Write ⁽¹⁾	$L{\rightarrow}H{\rightarrow}L$	L	L	Χ	ROW/COL	Dout
RAS-Only Refresh		L	Н	Х	Х	ROW/NA	High-Z
CBR Refresh		H→L	L	Х	Χ	Х	High-Z

Notes:

1. EARLY WRITE only.



FUNCTIONAL DESCRIPTION

The IS41LV85125B is a CMOS DRAM optimized for high-speed bandwidth, low-power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 19 address bits. The first ten address bits (A0-A9) are entered as row address and latter nine address bits (A0-A8) are entered as column address. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first ten bits of row address and CAS is used to latch the latter nine bits of column address.

Memory Cycle

A memory cycle is initiated by bringing RAS LOW and it is terminated by returning both RAS and CAS HIGH. To ensure proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tras time has expired. A new cycle must not be initiated until the minimum precharge time trp, tcp has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{OE}}$, whichever occurs last, while holding $\overline{\text{WE}}$ HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, tar, tar, tar and toer are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of \overline{CAS} and \overline{WE} , whichever occurs last. The input data must be valid at or before the falling edge of \overline{CAS} or \overline{WE} , whichever occurs last

Refresh Cycle

To retain data, 1024 refresh cycles are required in each 16 ms period. There are two ways to refresh the memory:

- By clocking each of the 1024 row addresses (A0 through A9) with RAS at least once every 16 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 10-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Power-On

After application of the VDD supply, an initial pause of 200 μ s is required followed by a minimum of eight initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ signal).

During power-on, it is recommended that **RAS** track with VDD or be held at a valid VIH to avoid current surges.



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters		Rating	Unit
VT	Voltage on Any Pin Relative to GND	3.3V	-0.5 t0 +4.6	V
VDD	Supply Voltage	3.3V	-0.5 t0 +4.6	V
Іоит	Output Current		50	mA
Po	Power Dissipation		1	W
TA	Operation Temperature	Com.	0 to +70	°C
Тѕтс	Storage Temperature		-55 to +125	°C

Note:

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND)

Symbol	Parameter	Voltage	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.3V	3.0	3.3	3.6	V
ViH	Input High Voltage	3.3V	2.0	_	VDD + 0.3	V
VIL	Input Low Voltage	3.3	-0.3	_	0.8	V
TA	Ambient Temperature	Com.	0		+70	°C

CAPACITANCE(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A9	5	рF
CIN2	Input Capacitance: RAS, UCAS, LCAS, WE, OE	7	рF
Сю	Data Input/Output Capacitance: I/O0-I/O7	7	pF

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: TA = 25°C, f = 1 MHz.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation of the
device at these or any other conditions above those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect reliability.



ELECTRICAL CHARACTERISTICS(1) (Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
lıL	Input Leakage Current	Any input $0V \le VIN \le VDD$ Other inputs not under test = $0V$		-10	10	μΑ
lio	Output Leakage Current	Output is disabled (Hi-Z) 0V ≤ Vouт ≤ Vpd		-10	10	μΑ
Vон	Output High Voltage Level	Iон = −2 mA		2.4	_	V
Vol	Output Low Voltage Level	IoL = 2 mA		_	0.4	V
Icc1	Stand-by Current: TTL	$\overline{\text{RAS}}, \overline{\text{CAS}} \ge \text{V}_{\text{IH}}$ 3.3V	Com.	_	2	mA
Icc2	Stand-by Current: CMOS	$\overline{\text{RAS}}, \overline{\text{CAS}} \ge V_{DD} - 0.2V$ 3.3V		_	2	mA
Icc3	Operating Current: Random Read/Write ^(2,3,4) Average Power Supply Current	RAS, CAS, Address Cycling, trc = trc (min.)	-60	_	170	mA
Icc4	Operating Current: Fast Page Mode ^(2,3,4) Average Power Supply Current	RAS = VIL, CAS, Cycling tpc = tpc (min.)	-60	_	170	mA
ICC5	Refresh Current: RAS-Only ^(2,3) Average Power Supply Current	RAS Cycling, CAS ≥ VIH trc = trc (min.)	-60	_	170	mA
Icc6	Refresh Current: CBR ^(2,3,5) Average Power Supply Current	RAS, CAS Cycling trc = trc (min.)	-60	_	170	mA

Notes

^{1.} An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tree refresh requirement is exceeded.

^{2.} Dependent on cycle rates.

^{3.} Specified values are obtained with minimum cycle time and the output open.

^{4.} Column-address is changed once each fast page cycle.

^{5.} Enables on-chip refresh and address counters.



AC CHARACTERISTICS(1,2,3,4,5,6) (Recommended Operating Conditions unless otherwise noted.)

		-6	0	
Symbol	Parameter	Min.	Max.	Units
trc	Random READ or WRITE Cycle Time	110	_	ns
trac	Access Time from RAS (6, 7)	_	60	ns
tcac	Access Time from CAS (6, 8, 15)	_	15	ns
taa	Access Time from Column-Address ⁽⁶⁾	_	30	ns
tras	RAS Pulse Width	60	10K	ns
trp	RAS Precharge Time	40	_	ns
tcas	CAS Pulse Width(26)	10	10K	ns
tcp	CAS Precharge Time(9, 25)	10	_	ns
tcsh	CAS Hold Time (21)	60	_	ns
trcd	RAS to CAS Delay Time(10, 20)	20	45	ns
tasr	Row-Address Setup Time	0	_	ns
t RAH	Row-Address Hold Time	10	_	ns
tasc	Column-Address Setup Time(20)	0	_	ns
t CAH	Column-Address Hold Time ⁽²⁰⁾	10	_	ns
tar	Column-Address Hold Time (referenced to RAS)	40	_	ns
t RAD	RAS to Column-Address Delay Time(11)	15	30	ns
t RAL	Column-Address to RAS Lead Time	30	_	ns
t RPC	RAS to CAS Precharge Time	5	_	ns
trsh	RAS Hold Time ⁽²⁷⁾	15	10K	ns
tclz	CAS to Output in Low-Z(15, 29)	0	_	ns
tcrp	CAS to RAS Precharge Time(21)	5	_	ns
top	Output Disable Time(19, 28, 29)	3	15	ns
toe	Output Enable Time(15, 16)	_	15	ns
toehc	OE HIGH Hold Time from CAS HIGH	15	_	ns
toep	OE HIGH Pulse Width	10	_	ns
toes	OE LOW to CAS HIGH Setup Time	5	_	ns
trcs	Read Command Setup Time(17,20)	0	_	ns
trrh	Read Command Hold Time (referenced to RAS) ⁽¹²⁾	0	_	ns
trch	Read Command Hold Time (referenced to CAS)(12, 17, 21)	0	_	ns
twch	Write Command Hold Time(17,27)	10	_	ns
twcr	Write Command Hold Time (referenced to RAS) ⁽¹⁷⁾	50	_	ns

(Continued)



AC CHARACTERISTICS(1,2,3,4,5,6) (Recommended Operating Conditions unless otherwise noted.)

		-6	60	
Symbol	Parameter	Min.	Max.	Units
twp	Write Command Pulse Width(17)	10	_	ns
twpz	WE Pulse Widths to Disable Outputs	10	_	ns
t RWL	Write Command to RAS Lead Time(17)	15	_	ns
tcwl	Write Command to CAS Lead Time(17,21)	15	<u> </u>	ns
twcs	Write Command Setup Time(14, 17, 20)	0	<u> </u>	ns
t DHR	Data-in Hold Time (referenced to RAS)	40	<u> </u>	ns
tach	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	_	ns
toeh	OE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	15	_	ns
tos	Data-In Setup Time(15,22)	0	_	ns
t DH	Data-In Hold Time(15,22)	15	_	ns
trwc	READ-MODIFY-WRITE Cycle Time	155	_	ns
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾	85	_	ns
tcwd	CAS to WE Delay Time(14, 20)	40	_	ns
t awd	Column-Address to WE Delay Time(14)	55	<u> </u>	ns
tpc	Fast Page Mode READ or WRITE Cycle Time ⁽²⁴⁾	40	_	ns
t RASP	RAS Pulse Width	60	100K	ns
t CPA	Access Time from CAS Precharge(15)	_	35	ns
t PRWC	READ-WRITE Cycle Time(24)	56	<u> </u>	ns
toff	Output Buffer Turn-Off Delay from CAS or RAS(13,15,19,29)	3	15	ns
twhz	Output Disable Delay from WE	3	15	ns
tclch	Last CAS going LOW to First CAS returning HIGH ⁽²³⁾	10	_	ns
tcsr	CAS Setup Time (CBR REFRESH)(30, 20)	5	_	ns
tchr	CAS Hold Time (CBR REFRESH)(30,21)	10	_	ns
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	_	ns
tref	Refresh Period (1024 Cycles)	_	16	ms
tr	Transition Time (Rise or Fall)(2,3)	3	50	ns




Notes:

- 1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- In addition to meeting the transition rate specification, all input signals must transit between Vi⊢ and Vi⊢ (or between Vi⊢ and Vi⊢) in a monotonic manner.
- 4. If \overline{CAS} and $\overline{RAS} = V_{IH}$, data output is High-Z.
- 5. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that $trcd \ge trcd$ (MAX).
- If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trcd (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by taa.
- 12. Either trich or trich must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.
- 14. twcs, trwb, tawb and tcwb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ≥ twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tawb ≥ tawb (MIN) and tcwb ≥ tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to V_{IH}) is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW result in a LATE WRITE (\overline{OE} -controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, I/O goes open. If \overline{OE} is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as \overline{WE} going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toen met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and \overline{OE} is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once top or toff occur.
- 20. The first $\chi \overline{\text{CAS}}$ edge to transition LOW.
- 21. The last $\chi \overline{CAS}$ edge to transition HIGH.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling $\chi \overline{CAS}$ edge to first rising $\chi \overline{CAS}$ edge.
- 24. Last rising $\chi \overline{\text{CAS}}$ edge to next cycle's <u>last</u> rising $\chi \overline{\text{CAS}}$ edge.
- 25. Last rising χ CAS edge to first falling χ CAS edge. 26. Each χ CAS must meet minimum pulse width.
- 27. Last χ**CAS** to go LOW.
- 28. I/Os controlled, regardless UCAS and LCAS.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.



AC WAVEFORMS

FAST-PAGE-MODE READ CYCLE




Note:

1. toff is referenced from rising edge of \overline{CAS} .




FAST PAGE MODE READ-MODIFY-WRITE CYCLE






FAST-PAGE-MODE EARLY WRITE CYCLE (OE = DON'T CARE)






FAST-PAGE-MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)






FAST PAGE MODE EARLY WRITE CYCLE






READ CYCLE (With WE-Controlled Disable)




RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)






CBR REFRESH CYCLE (Addresses; WE, OE = DON'T CARE)



HIDDEN REFRESH CYCLE(1) (WE = HIGH; OE = LOW)



Notes:

- 1. A Hidden Refresh may also be perfor<u>med after a Write Cycle</u>. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
- 2. toff is referenced from rising edge of RAS or CAS, whichever occurs last.



ORDERING INFORMATION: IS41LV85125B


Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
60	IS41LV85125B-60K IS41LV85125B-60KL	28-pin, 400-mil SOJ 28-pin, 400-mil SOJ, Lead-free

PACKAGING INFORMATION



400-mil Plastic SOJ Package Code: K



Millimeters		Inche	es	Millimeters Inch			hes Millimeters			Inch	es	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
No. Leads	(N)	28				32	2				36	
Α	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148
A1	0.64	_	0.025	_	0.64	_	0.025	_	0.64	_	0.025	_
A2	2.08	_	0.082	_	2.08	_	0.082	_	2.08	_	0.082	_
В	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020
b	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032
С	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013
D	18.29	18.54	0.720	0.730	20.82	21.08	0.820	0.830	23.37	23.62	0.920	0.930
Е	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445
E1	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
E2	9.40	BSC	0.370) BSC	9.40	BSC	0.370) BSC	9.40	BSC	0.370	BSC
е	1.27	BSC	0.05	0 BSC	1.27 E	3SC	0.050	BSC	1.27	BSC	0.050) BSC

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



Millimeters		Millimeters Inches		Millimeters Inches Millimeters Inches			Millin	neters	Inch	es		
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
No. Leads	(N)	4)			42	2			44		
A	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148
A1	0.64	_	0.025	_	0.64	_	0.025	_	0.64	_	0.025	_
A2	2.08	_	0.082	_	2.08	_	0.082	_	2.08	_	0.082	_
В	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020
b	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032
С	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013
D	25.91	26.16	1.020	1.030	27.18	27.43	1.070	1.080	28.45	28.70	1.120	1.130
Е	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445
E1	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
E2	9.40	BSC	0.370	BSC	9.40	BSC	0.370) BSC	9.40	BSC	0.370) BSC
е	1.27	BSC	0.050	BSC	1.27 E	3SC	0.050	BSC	1.27	BSC	0.050) BSC

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.