



# **ISD2500 Series**

## Single-Chip Voice Record/Playback Devices

32-\*, 40-\*, 48-\*, 64-\*, 60-, 75-,  
90-, and 120-Second Durations

### FEATURES

- Easy-to-use single-chip voice Record/Playback solution
- High-quality, natural voice/audio reproduction
- Manual switch or microcontroller compatible Playback can be edge- or level-activated
- Single-chip durations of 32\*, 40\*, 48\*, 64\*, 60, 75, 90, and 120 seconds
- Directly cascadable for longer durations
- Automatic Power-Down (Push-Button Mode)
  - Standby current 1  $\mu$ A (typical)
- Zero-power message storage
  - Eliminates battery backup circuits
- Fully addressable to handle multiple messages
- 100-year message retention (typical)
- 100,000 record cycles (typical)
- On-chip clock source
- No algorithm development required
- Single +5 volt power supply
- Available in die form, DIP, SOIC, and TSOP packaging
- Industrial temperature (-40°C to +85°C) versions available

1

### ISD2500 SERIES SUMMARY

Part Number	Duration (Seconds)	Input Sample Rate (KHz)	Typical Filter Pass Band (KHz)
ISD2560	60	8.0	3.4
ISD2575	75	6.4	2.7
ISD2590	90	5.3	2.3
ISD25120	120	4.0	1.7
ISD2532*	32	8.0	3.4
ISD2540*	40	6.4	2.7
ISD2548*	48	5.3	2.3
ISD2564*	64	4.0	1.7

## GENERAL DESCRIPTION

Information Storage Devices' ISD2500 ChipCorder® Series provides high-quality, single-chip Record/Playback solutions for 32- to 120-second messaging applications. The CMOS devices include an on-chip oscillator, microphone preamplifier, automatic gain control, antialiasing filter, smoothing filter, speaker amplifier, and high density multi-level storage array. In addition, the ISD2500 is microcontroller compatible, allowing complex messaging and addressing to be achieved.

Recordings are stored in on-chip nonvolatile memory cells, providing zero-power message storage. This unique, single-chip solution is made possible through ISD's patented multilevel storage technology. Voice and audio signals are stored directly into memory in their natural form, providing high-quality, solid-state voice reproduction.

## DETAILED DESCRIPTION

### Speech/Sound Quality

The ISD2500 Series includes devices offered at 4.0, 5.3, 6.4, and 8.0 KHz sampling frequencies, allowing the user a choice of speech quality options. Increasing the duration within a product series decreases the sampling frequency and bandwidth, which affects sound quality. Please refer to the ISD2500 Series Summary table on page 1-79 to compare filter pass band and product durations.


The speech samples are stored directly into on-chip nonvolatile memory without the digitization and compression associated with other solutions. Direct analog storage provides a very true, natural sounding reproduction of voice, music, tones, and sound effects not available with most solid-state digital solutions.

### Duration


To meet end system requirements, the ISD2500 Series offers single-chip solutions at 32\*, 40\*, 48\*, 64\*, 60, 75, 90, and 120 seconds. Parts may also be cascaded together for longer durations.

1

## ISD2560/75/90/120 DEVICE BLOCK DIAGRAM



## ISD2532/40/48/64\* DEVICE BLOCK DIAGRAM



### EEPROM Storage

One of the benefits of ISD's ChipCorder technology is the use of on-chip nonvolatile memory, providing zero-power message storage. The message is retained for up to 100 years typically without power. In addition, the device can be re-recorded typically over 100,000 times.

### Microcontroller Interface

In addition to its simplicity and ease of use, the ISD2500 Series includes all the interfaces necessary for microcontroller-driven applications. The address and control lines can be interfaced to a microcontroller and manipulated to perform a variety of tasks, including message assembly, message concatenation, predefined fixed message segmentation, and message management.

### Programming

The ISD2500 Series is also ideal for playback-only applications, where single or multiple messages are referenced through buttons, switches, or a microcontroller. Once the desired message configuration is created, duplicates can easily be generated via an ISD programmer.

### PIN DESCRIPTIONS

#### Voltage Inputs ( $V_{CCA}$ , $V_{CCD}$ )

To minimize noise, the analog and digital circuits in the ISD2500 Series devices use separate power busses. These voltage busses are brought out to separate pins and should be tied together as close to the supply as possible. In addition, these supplies should be decoupled as close to the package as possible.


#### Ground Inputs ( $V_{SSA}$ , $V_{SSD}$ )

The ISD2500 Series of devices utilizes separate analog and digital ground busses. These pins should be connected separately through a low-impedance path to power supply ground.

#### Power Down Input (PD)

When not recording or playing back, the PD pin should be pulled HIGH to place the part in a very low power mode (see  $I_{SB}$  specification). When OVF pulses LOW for an overflow condition, PD should be brought HIGH to reset the address pointer back to the beginning of the Record/Playback space. The PD pin has additional functionality in the M6 (Push-Button) Operational

## ISD2560/75/90/120 DEVICE PINOUTS



Mode described later in the Operational Mode section.

1

### Chip Enable Input (CE)

The CE pin is taken LOW to enable all Playback and Record operations. The address inputs and Playback/Record input (P/R) are latched by the falling edge of CE. CE has additional functionality in the M6 (Push-Button) Operational Mode described later in the Operational Mode section.

### Playback/Record Input (P/R)

The P/R input is latched by the falling edge of the CE pin. A HIGH level selects a Playback cycle while a LOW level selects a Record cycle. For a Record cycle, the address inputs provide the starting address and recording continues until PD or CE is pulled HIGH or an overflow is detected (i.e. the chip is full). When a Record cycle is terminated by pulling PD or CE HIGH, an End-Of-Message (EOM) marker is stored at the current address in memory. For a Playback cycle, the address inputs provide the starting address and the device will play until an EOM marker is encountered. The device can continue past an EOM marker in an operational mode, or if CE is held LOW in address mode. (See page 1-85 for more Operational Modes).

### End-Of-Message / RUN Output (EOM)

A nonvolatile marker is automatically inserted at the end of each recorded message. It remains there until the message is recorded over. The EOM output pulses LOW for a period of T<sub>EOM</sub> at the end of each message.


In addition, the ISD2500 Series has an internal V<sub>CC</sub> detect circuit to maintain message integrity should V<sub>CC</sub> fall below 3.5V. In this case, EOM goes LOW and the device is fixed in Playback-only mode.

When the device is configured in Operational Mode M6 (Push-Button Mode), this pin provides an active-HIGH RUN signal, indicating the device is currently recording or playing. This signal can conveniently drive an LED for a visual indicator of a Record or Playback operation in process.

### Overflow Output (OVF)

This signal pulses LOW at the end of memory space, indicating the device has been filled and the message has overflowed. The OVF output then follows the CE input until a PD pulse has reset the device. This pin can be used to cascade several ISD2500 devices together to increase Record/Playback durations.

## ISD2532/40/48/64\* DEVICE PINOUTS



### Microphone Input (MIC)

The microphone input transfers its signal to the on-chip preamplifier. An on-chip Automatic Gain Control (AGC) circuit controls the gain of this preamplifier from -15 to 24 dB. An external microphone should be AC coupled to this pin via a series capacitor. The capacitor value, together with the internal 10 K ohm resistance on this pin, determines the low-frequency cutoff for the ISD2500 Series passband. See ISD's *Application Notes and Design Manual* in this book for additional information on low-frequency cutoff calculation.

### Microphone Reference Input (MIC REF)

The MIC REF input is the inverting input to the microphone preamplifier. This provides a noise-canceling or common-mode rejection input to the device when connected to a differential microphone.

### Automatic Gain Control Input (AGC)

The AGC dynamically adjusts the gain of the preamplifier to compensate for the wide range of microphone input levels. The AGC allows the full range of whispers to loud sounds to be recorded with minimal distortion. The “attack” time is determined by the time constant of a 5 K $\Omega$  internal resistance and an external capacitor (C2 on the schematic on page 1-100) connected from the

AGC pin to V<sub>SSA</sub> analog ground. The “release” time is determined by the time constant of an external resistor (R2) and an external capacitor (C2) connected in parallel between the AGC Pin and V<sub>SSA</sub> analog ground. Nominal values of 470 K $\Omega$  and 4.7  $\mu$ F give satisfactory results in most cases.

### Analog Output (ANA OUT)

This pin provides the preamplifier output to the user. The voltage gain of the preamplifier is determined by the voltage level at the AGC pin.

### Analog Input (ANA IN)

The analog input pin transfers its signal to the chip for recording. For microphone inputs, the ANA OUT pin should be connected via an external capacitor to the ANA IN pin. This capacitor value, together with the 3.0 K $\Omega$  input impedance of ANA IN, is selected to give additional cutoff at the low-frequency end of the voice passband. If the desired input is derived from a source other than a microphone, the signal can be fed, capacitively coupled, into the ANA IN pin directly.

### External Clock Input (XCLK)

The external clock input for the ISD2500 devices has an internal pull-down device. These devices are configured at the factory with an internal sampling clock frequency centered to  $\pm 1\%$  of

specification. The frequency is then maintained to a variation of  $\pm 2.25\%$  over the entire commercial temperature and operating voltage ranges. The internal clock has a  $\pm 5\%$  tolerance over the industrial temperature and voltage range. A regulated power supply is recommended for industrial temperature range parts. If greater precision is required, the device can be clocked through the XCLK pin as follows:

Part Number	Sample Rate	Required Clock
ISD2560	8.0 KHz	1024 KHz
ISD2575	6.4 KHz	819.2 KHz
ISD2590	5.3 KHz	682.7 KHz
ISD25120	4.0 KHz	512 KHz
ISD2532*	8.0 KHz	1024 KHz
ISD2540*	6.4 KHz	819.2 KHz
ISD2548*	5.3 KHz	682.7 KHz
ISD2564*	4.0 KHz	512 KHz

These recommended clock rates should not be varied because the antialiasing and smoothing filters are fixed, and aliasing problems can occur if the sample rate differs from the one recommended. The duty cycle on the input clock is not critical, as the clock is immediately divided by two. **IF THE XCLK IS NOT USED, THIS INPUT MUST BE CONNECTED TO GROUND.**

### Speaker Outputs (SP+/SP-)

All devices in the ISD2500 Series include an on-chip differential speaker driver, capable of driving 50 milliwatts into  $16\ \Omega$  from AUX IN (12.2 mW from memory).

The speaker outputs are held at  $V_{SSA}$  levels during record and power down. It is therefore not possible to parallel speaker outputs of multiple ISD2500 devices or the outputs of other speaker drivers.

### NOTE

*Connection of speaker outputs in parallel may cause damage to the device.*

A single output may be used alone (including a coupling capacitor between the SP pin and the speaker). These outputs may be used individually with the output signal taken from either pin. Using the differential outputs results in a 4:1 improvement in output power.

### NOTE

*Never ground or drive an unused speaker output.*

### Auxiliary Input (AUX IN)

The Auxiliary Input is multiplexed through to the output amplifier and speaker output pins when CE is HIGH, P/R is HIGH, and Playback is currently not active or if the device is in Playback overflow. When cascading multiple ISD2500 devices, the AUX IN pin is used to connect a Playback signal from a following device to the previous output speaker drivers. For noise considerations, it is suggested that the auxiliary input not be driven when the storage array is active.

### Address/Mode Inputs (Ax/Mx)

The Address/Mode Inputs have two functions depending on the level of the two Most Significant Bits (MSB) of the address (A8 and A9 for the ISD256075/90/120 devices, and A7 and A8 for the ISD2532/40/48/64\* devices).

If either or both of the two MSBs are LOW, the inputs are **ALL** interpreted as address bits and are used as the start address for the current Record or Playback cycle. The address pins are inputs only and do not output internal address information as the operation progresses. Address inputs are latched by the falling edge of  $\overline{CE}$ .

If both MSBs are HIGH, the Address/Mode Inputs are interpreted as Mode bits according to the Operational Mode table on page 1-85. There are six operational modes (M0..M6) available as indi-

## OPERATIONAL MODES TABLE

Mode Control	Function	Typical Use	Jointly Compatible*
M0	Message cueing	Fast-forward through messages	M4, M5, M6
M1	Delete EOM markers	Position EOM marker at the end of the last message	M3, M4, M5, M6
M2	Not applicable	Reserved	N/A
M3	Looping	Continuous playback from Address 0	M1, M5, M6
M4	Consecutive addressing	Record/Play multiple consecutive messages	M0, M1, M5
M5	$\overline{CE}$ level-activated	Allows message pausing	M0, M1, M3, M4
M6	Push-button control	Simplified device interface	M0, M1, M3

**NOTE:** An asterisk (\*) indicates additional operational modes which can be used simultaneously with the given mode.

cated in the table. It is possible to use multiple operational modes simultaneously. Operational Modes are sampled on each falling edge of  $\overline{CE}$ , and thus Operational Modes and direct addressing are mutually exclusive.

### OPERATIONAL MODES

The ISD2500 Series is designed with several built-in operational modes that provide maximum functionality with minimum additional components. These are described in detail below. The operational modes use the address pins on the ISD2500 devices, but are mapped outside the valid address range. When the two Most Significant Bits (MSBs) are HIGH (A8 and A9 for the ISD2560/75/90/120 devices, and A7 and A8 for the ISD2532/40/48/64\* devices), the remaining address signals are interpreted as mode bits and not as address bits. Therefore, operational modes and direct addressing are not compatible and cannot be used simultaneously.

There are two important considerations for using operational modes. First, all operations begin initially at address 0, which is the beginning of the

ISD2500 address space. Later operations can begin at other address locations, depending on the operational mode(s) chosen. In addition, the address pointer is reset to 0 when the device is changed from Record to Playback, Playback to Record (except M6 mode), or when a Power-Down cycle is executed.

Second, Operational Modes are executed when  $\overline{CE}$  goes LOW and the two MSBs are HIGH. This Operational Mode remains in effect until the next LOW-going  $\overline{CE}$  signal, at which point the current address/mode levels are sampled and executed.

### OPERATIONAL MODES DESCRIPTION

The Operational Modes can be used in conjunction with a microcontroller, or they can be hard-wired to provide the desired system operation.

#### M0 — Message Cueing

Message Cueing allows the user to skip through messages, without knowing the actual physical addresses of each message. Each  $\overline{CE}$  LOW pulse causes the internal address pointer to skip to the next message. This mode should be used for

Playback only, and is typically used with the M4 Operational Mode.

### M1 — Delete EOM Markers

The M1 Operational Mode allows sequentially recorded messages to be combined into a single message with only one EOM marker set at the end of the final message. When this operational mode is configured, messages recorded sequentially are played back as one continuous message.

### M2 — Unused

When operational modes are selected, the M2 pin should be LOW.

### M3 — Message Looping

The M3 Operational Mode allows for the automatic, continuously repeated playback of the message located at the beginning of the address space. A message *CAN* completely fill the ISD2500 device and will loop from beginning to end without  $\overline{\text{OVF}}$  going LOW.

### M4 — Consecutive Addressing

During normal operations, the address pointer will reset when a message is played through to an EOM marker. The M4 Operational Mode inhibits the address pointer reset on  $\overline{\text{EOM}}$ , allowing messages to be played back consecutively.

### M5 — $\overline{\text{CE}}$ -Level Activated

The default mode for ISD2500 devices is for  $\overline{\text{CE}}$  to be edge-activated on Playback and level-activated on Record. The M5 Operational Mode causes the  $\overline{\text{CE}}$  pin to be interpreted as level-activated as opposed to edge-activated during Playback. This is specifically useful for terminating Playback operations using the  $\overline{\text{CE}}$  signal.

In this mode,  $\overline{\text{CE}}$  LOW begins a Playback cycle, at the beginning of the device memory. The Playback cycle continues as long as  $\overline{\text{CE}}$  is held LOW. When  $\overline{\text{CE}}$  goes HIGH, Playback will immediately end. A new  $\overline{\text{CE}}$  LOW will restart the message from the beginning unless M4 is also HIGH.

## M6 — Push-Button Mode

The ISD2500 Series of devices contain a Push-Button operational mode. The Push-Button mode is used primarily in very low-cost applications and is designed to minimize external circuitry and components, thereby reducing system cost. In order to configure the device in Push-Button operational mode, the two most significant address bits must be HIGH, and the M6 mode pin must also be HIGH. A device in this mode always powers down at the end of each Playback or Record cycle after  $\overline{\text{CE}}$  goes HIGH.

When this operational mode is implemented, several of the pins on the device have alternate functionality:

Pin Name	Alternate Functionality in Push-Button Mode
$\overline{\text{CE}}$	Start/Pause Push-Button (LOW pulse-activated)
PD	Stop/Reset Push-Button (HIGH pulse activated)
$\overline{\text{EOM}}$	Active-HIGH Run Indicator

### $\overline{\text{CE}}$ Pin (START/PAUSE)

In Push-Button Operational Mode,  $\overline{\text{CE}}$  acts as a LOW-going pulse-activated START/PAUSE signal. If no operation is currently in progress, a LOW-going pulse on this signal will initiate a Playback or a Record cycle according to the level on the P/ $\overline{\text{R}}$  pin. A subsequent pulse on the  $\overline{\text{CE}}$  pin, before an End-Of-Message is reached in Playback or an overflow condition occurs, will cause the device to pause. The address counter is not reset, and another  $\overline{\text{CE}}$  pulse will cause the device to continue the operation from the place where it was paused.

### PD Pin (STOP/RESET)

In push-button Operational Mode, PD acts as a HIGH-going pulse-activated STOP/RESET signal. When a Playback or Record cycle is in progress and a HIGH-going pulse is observed on PD, the



current cycle is terminated and the address pointer is reset to address 0, the beginning of the message space.

### EOM Pin (RUN)

In Push-Button Operational Mode,  $\overline{\text{EOM}}$  becomes an active-HIGH RUN signal which can be used to drive an LED or other external device. It is HIGH whenever a Record or Playback operation is in progress.

#### Recording in Push-Button Mode

1. The PD pin should be LOW, usually using a pulldown resistor.
2. The  $\overline{\text{P/R}}$  pin is taken LOW.
3. The  $\overline{\text{CE}}$  pin is pulsed LOW. Recording starts,  $\overline{\text{EOM}}$  goes HIGH to indicate an operation in progress.
4. The  $\overline{\text{CE}}$  pin is pulsed LOW. Recording pauses,  $\overline{\text{EOM}}$  goes back LOW. The internal address pointers are not cleared, but an EOM marker is stored in memory to point to the message end. The  $\overline{\text{P/R}}$  pin may be taken HIGH at this time. Any subsequent  $\overline{\text{CE}}$  would start a playback at address 0.
5. The  $\overline{\text{CE}}$  pin is pulsed LOW. Recording starts at the next address after the previous set EOM marker.  $\overline{\text{EOM}}$  goes back HIGH.

#### NOTE

*If the M1 operational mode pin is also HIGH, the just previously written EOM bit is erased, and recording starts at that address.)*

6. When the recording sequences are finished, the final  $\overline{\text{CE}}$  pulse LOW will end the last Record cycle, leaving a set EOM marker at the message end. Recording may also be terminated by a HIGH level on PD, which will leave a set EOM marker.

### Playback in Push-Button Mode

1. The PD pin should be LOW.
2. The  $\overline{\text{P/R}}$  pin is taken HIGH.
3. The  $\overline{\text{CE}}$  pin is pulsed LOW. Playback starts,  $\overline{\text{EOM}}$  goes HIGH to indicate an operation in progress.
4. If the  $\overline{\text{CE}}$  pin is pulsed LOW or an EOM marker is encountered during an operation, the part will pause. The internal address pointers are not cleared, and  $\overline{\text{EOM}}$  goes back LOW. The  $\overline{\text{P/R}}$  pin may be changed at this time. A subsequent Record operation would not reset the address pointers and the recording would begin where Playback ended.
5.  $\overline{\text{CE}}$  is again pulsed LOW. Playback starts where it left off, with  $\overline{\text{EOM}}$  going HIGH to indicate an operation in progress.
6. Playback continues as in steps 4 and 5 until PD is pulsed HIGH or overflow occurs.
7. If in overflow, pulling  $\overline{\text{CE}}$  LOW will reset the address pointer and start Playback from the beginning. After a PD pulse, the part is reset to address 0.

#### NOTE

*Push-button mode can be used in conjunction with modes M0, M1, and M3.*

### Good Audio Design Practices

ISD products are very high-quality single-chip voice Recording and Playback systems. To ensure the highest quality voice reproduction, it is important that good audio design practices on layout and power supply decoupling be followed. See the *ISD Application Notes and Design Manual* in this book for details.

1

## ISD1000A COMPATIBILITY

The ISD2500 Series of devices is designed to provide upward compatibility with the ISD1000A family. When designing with the ISD2500 Series, the following differences should be noted.

### Addressing

The ISD2560/75/90/120 devices have 480K storage cells designed to provide 60 seconds of storage at a sampling rate of 8.0 KHz. This is approximately four times the storage of the ISD1000A family. To enable the same addressing resolution, two additional address pins have been added. The address space of each device is divisible into 300 increments with valid addressing from 00 to 13F Hex. Some higher addresses are mapped into the Operational Modes. All other addresses are invalid.

The ISD2532/40/48/64 devices have 256K storage cells designed to provide 32 seconds of storage at a sampling rate of 8.0 KHz. This is twice the amount of storage of the ISD1000A family. To enable the same addressing resolution, one additional address pin has been added. The address space of each device is divisible into 320 increments with valid addressing from 00 to 13F Hex.

### Overflow

The ISD1000A Series combined two functions on the  $\overline{\text{EOM}}$  pin: end-of-message indication and overflow. The ISD2500 separates these two functions. Pin 25 (PDIP package) remains as  $\overline{\text{EOM}}$ , but outputs only the EOM signal indication. Pin 22 (PDIP package) becomes  $\overline{\text{OVF}}$  and pulses LOW only when the device reaches its end of memory, or is "full." This change allows easy message cueing and addressability across device boundaries. This also means that the M2 operational mode found in the ISD1000A family is not implemented in the ISD2500 Series.

### Push-Button Mode

The ISD2500 Series includes an additional Operational Mode called Push-Button mode. This provides an alternative interface to the Record and Playback functions of the part. The  $\overline{\text{CE}}$  and PD pins become redefined as edge-activated "push-buttons." A pulse on  $\overline{\text{CE}}$  initiates a cycle, and if triggered again, pauses the current cycle without resetting the address pointer (i.e., a Start or Pause function). PD stops any current cycle and resets the address pointer to the beginning of the message space (i.e., a Stop and Reset function). Additionally, the  $\overline{\text{EOM}}$  pin functions as an active-HIGH run indicator, and can be used to drive an LED indicating a Record or Playback operation is in progress. Devices in the Push-Button mode cannot be cascaded.

### Looping Mode

The ISD2500 Series can loop with a message that completely fills the memory space.

### NOTE


---

*Additional descriptions of ISD2500 device functionality and application examples are provided in the ISD Application Notes and Design Manual in this book.*

---


# TIMING DIAGRAMS

## Record



1

## Playback



## ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)

Condition	Value
Junction temperature	150° C
Storage temperature range	-65° C to +150° C
Voltage applied to any pin	(V <sub>SS</sub> - 0.3 V) to (V <sub>CC</sub> + 0.3 V)
Voltage applied to any pin (Input current limited to ±20 mA)	(V <sub>SS</sub> - 1.0 V) to (V <sub>CC</sub> + 1.0 V)
Lead temperature (soldering – 10 seconds)	300° C
V <sub>CC</sub> - V <sub>SS</sub>	- 0.3 V to + 7.0 V

**NOTE:** Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability. Functional operation is not implied at these conditions.

## OPERATING CONDITIONS (PACKAGED PARTS)

Condition	Value
Commercial operating temperature range <sup>(1)</sup>	0° C to +70° C
Industrial operating temperature range <sup>(1)</sup>	-40° C to +85° C
Supply voltage (V <sub>CC</sub> ) <sup>(2)</sup>	+4.5 V to +5.5 V
Ground voltage (V <sub>SS</sub> ) <sup>(3)</sup>	0 V

**NOTES:**

1. Case temperature.
2. V<sub>CC</sub> = V<sub>CCA</sub> = V<sub>CCD</sub>.
3. V<sub>SS</sub> = V<sub>SSA</sub> = V<sub>SSD</sub>.

## DC PARAMETERS (PACKAGED PARTS)

Symbol	Parameters	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions
V <sub>IL</sub>	Input Low Voltage			0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0			V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 4.0 mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> -0.4			V	I <sub>OH</sub> = - 10 μA
V <sub>OH1</sub>	$\overline{\text{OVF}}$ Output High Voltage	2.4			V	I <sub>OH</sub> = - 1.6 mA
V <sub>OH2</sub>	$\overline{\text{EOM}}$ Output High Voltage	V <sub>CC</sub> -1.0	V <sub>CC</sub> -0.8		V	I <sub>OH</sub> = - 3.2 mA
I <sub>CC</sub>	V <sub>CC</sub> Current (Operating)		25	30	mA	R <sub>EXT</sub> = ∞ <sup>(3)</sup>
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby)		1	10	μA	(3)
I <sub>IL</sub>	Input Leakage Current			±1	μA	
I <sub>ILPD</sub>	Input Current HIGH w/Pull Down			130	μA	Force V <sub>CC</sub> <sup>(4)</sup>
R <sub>EXT</sub>	Output Load Impedance	16			Ω	Speaker Load
R <sub>MIC</sub>	Preamp In Input Resistance	4	9	15	KΩ	MIC and MIC REF Pins
R <sub>AUX</sub>	AUX INPUT Resistance	5	11	20	KΩ	

## DC PARAMETERS (PACKAGED PARTS) – CONTINUED

Symbol	Parameters	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions
R <sub>ANA IN</sub>	ANA IN Input Resistance	2.3	3	5	KΩ	
A <sub>PRE1</sub>	Preamp Gain 1	21	24	26	dB	AGC = 0.0 V
A <sub>PRE2</sub>	Preamp Gain 2		-15	5	dB	AGC = 2.5 V
A <sub>AUX</sub>	AUX IN/SP+ Gain		0.98	1.0	V/V	
A <sub>ARP</sub>	ANA IN to SP+/- Gain	21	23	26	dB	
R <sub>AGC</sub>	AGC Output Resistance	2.5	5	9.5	KΩ	

- NOTES:**
1. Typical values @  $T_A = 25^\circ\text{C}$  and 5.0 V.
  2. All Min/Max limits are guaranteed by ISD via electrical testing or characterization. Not all specifications are 100% tested.
  3.  $V_{CCA}$  and  $V_{CCD}$  connected together.
  4. XCLK pin only.

1

## AC PARAMETERS (PACKAGED PARTS)

Symbol	Characteristic	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions
F <sub>S</sub>	Sampling Frequency	— ISD2532*	8.0		KHz	(7)
		— ISD2540*	6.4		KHz	(7)
		— ISD2548*	5.3		KHz	(7)
		— ISD2564*	4.0		KHz	(7)
		— ISD2560	8.0		KHz	(7)
		— ISD2575	6.4		KHz	(7)
		— ISD2590	5.3		KHz	(7)
		— ISD25120	4.0		KHz	(7)
F <sub>CF</sub>	Filter Pass Band	— ISD2532*	3.4		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>
		— ISD2540*	2.7		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>
		— ISD2548*	2.3		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>
		— ISD2564*	1.7		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>
		— ISD2560	3.4		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>
		— ISD2575	2.7		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>
		— ISD2590	2.3		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>
		— ISD25120	1.7		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>

**AC PARAMETERS (PACKAGED PARTS) – CONTINUED**

Symbol	Characteristic	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions	
T <sub>REC</sub>	Record Duration	— ISD2532*		32.0		sec	Commercial Operation Industrial Operation Commercial Operation Industrial Operation Commercial Operation Commercial Operation
		— ISD2540*		40.0		sec	
		— ISD2548*		48.0		sec	
		— ISD2564*		64.0		sec	
		— ISD2560	58.1	60.0	62.0	sec	
		— ISD2560	56.5	60.0	63.8	sec	
		— ISD2575	72.6	75.0	77.5	sec	
		— ISD2575	70.7	75.0	79.7	sec	
		— ISD2590	87.1	90.0	93.0	sec	
— ISD25120	116.1	120.0	123.9	sec			
T <sub>PLAY</sub>	Playback Duration	— ISD2532*		32.0		sec	(7)
		— ISD2540*		40.0		sec	(7)
		— ISD2548*		48.0		sec	(7)
		— ISD2564*		64.0		sec	(7)
		— ISD2560	58.1	60.0	62.0	sec	Commercial Operation <sup>(7)</sup>
		— ISD2560	56.5	60.0	63.8	sec	Industrial Operation <sup>(7)</sup>
		— ISD2575	72.6	75.0	77.5	sec	Commercial Operation <sup>(7)</sup>
		— ISD2575	70.7	75.0	79.7	sec	Industrial Operation <sup>(7)</sup>
		— ISD2590	87.1	90.0	93.0	sec	Commercial Operation <sup>(7)</sup>
— ISD25120	116.1	120.0	123.9	sec	Commercial Operation <sup>(7)</sup>		
T <sub>CE</sub>	CE Pulse Width		100		nsec		
T <sub>SET</sub>	Control/Address Setup Time		300		nsec		
T <sub>HOLD</sub>	Control/Address Hold Time		0		nsec		
T <sub>PUD</sub>	Power-Up Delay	— ISD2532*		25.0		msec	Commercial Operation Industrial Operation Commercial Operation Industrial Operation Commercial Operation Commercial Operation
		— ISD2540*		31.3		msec	
		— ISD2548*		37.5		msec	
		— ISD2564*		50.0		msec	
		— ISD2560	24.1	25.0	27.8	msec	
		— ISD2560	23.5	25.0	28.5	msec	
		— ISD2575	30.2	31.3	34.3	msec	
		— ISD2575	29.3	31.3	35.2	msec	
		— ISD2590	36.2	37.5	40.8	msec	
— ISD25120	48.2	50.0	53.6	msec			
T <sub>PDR</sub>	PD Pulse Width Record	— ISD2532*		25		msec	
		— ISD2540*		31.25		msec	
		— ISD2548*		37.5		msec	
		— ISD2564*		50.0		msec	
		— ISD2560		25		msec	
		— ISD2575		31.25		msec	
		— ISD2590		37.5		msec	
		— ISD25120		50.0		msec	

1

## AC PARAMETERS (PACKAGED PARTS) – CONTINUED


Symbol	Characteristic	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions
T <sub>PDP</sub>	PD Pulse Width Play	— ISD2532*	12.5		msec	
		— ISD2540*	15.625		msec	
		— ISD2548*	18.75		msec	
		— ISD2564*	25.0		msec	
		— ISD2560	12.5		msec	
		— ISD2575	15.625		msec	
		— ISD2590	18.75		msec	
— ISD25120	25.0		msec			
T <sub>PDS</sub>	PD Pulse Width Static		100		nsec	(6)
T <sub>PDH</sub>	Power Down Hold		0		nsec	
T <sub>EOM</sub>	EOM Pulse Width	— ISD2532*	12.5		msec	
		— ISD2540*	15.625		msec	
		— ISD2548*	18.75		msec	
		— ISD2564*	25.0		msec	
		— ISD2560	12.5		msec	
		— ISD2575	15.625		msec	
		— ISD2590	18.75		msec	
— ISD25120	25.0		msec			
T <sub>OVF</sub>	Overflow Pulse Width		6.5		μsec	
THD	Total Harmonic Distortion		1	2	%	@ 1 KHz
P <sub>OUT</sub>	Speaker Output Power		12.2	50	mW	R <sub>EXT</sub> = 16 Ω <sup>(4)</sup>
V <sub>OUT</sub>	Voltage Across Speaker Pins			2.5	V p-p	R <sub>EXT</sub> = 600 Ω
V <sub>IN1</sub>	MIC Input Voltage			20	mV	Peak-to-Peak <sup>(5)</sup>
V <sub>IN2</sub>	ANA IN Input Voltage			50	mV	Peak-to-Peak
V <sub>IN3</sub>	Aux Input Voltage			1.25	V	Peak-to-Peak; R <sub>EXT</sub> = 16 Ω

- NOTES:**
1. Typical values @ T<sub>A</sub> = 25° C and 5.0 V.
  2. All Min/Max limits are guaranteed by ISD via electrical testing or characterization. Not all specifications are 100% tested.
  3. Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions).
  4. From AUX IN; if ANA IN is driven at 50 mV p-p, the P<sub>OUT</sub>=12.2 mW, typical.
  5. With 5.1 KΩ series resistor at ANA IN.
  6. T<sub>PDS</sub> is required during a static condition, typically overflow.
  7. Sampling Frequency and Playback Duration can vary as much as ±2.25% over the commercial temperature range and voltage range and ±5% over the industrial temperature and voltage range. For greater stability, an external clock can be utilized (see Pin Descriptions).
  8. Filter specification applies to the antialiasing filter and the smoothing filter.


# TYPICAL PARAMETER VARIATION WITH VOLTAGE AND TEMPERATURE (PACKAGED PARTS)

1


**RECORD MODE OPERATING CURRENT ( $I_{CC}$ )**




**STANDBY CURRENT ( $I_{SB}$ )**



**TOTAL HARMONIC DISTORTION**



**OSCILLATOR STABILITY**





## ABSOLUTE MAXIMUM RATINGS (DIE)

Condition	Value
Junction temperature	150° C
Storage temperature range	-65° C to +150° C
Voltage applied to any pad	(V <sub>SS</sub> - 0.3 V) to (V <sub>CC</sub> + 0.3 V)
Voltage applied to any pad (Input current limited to ± 20 mA)	(V <sub>SS</sub> - 1.0 V) to (V <sub>CC</sub> + 1.0 V)
V <sub>CC</sub> - V <sub>SS</sub>	- 0.3 V to + 7.0 V

**NOTE:** Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability. Functional operation is not implied at these conditions.

## OPERATING CONDITIONS (DIE)

Condition	Value
Commercial operating temperature range	0° C to +50° C
Supply voltage (V <sub>CC</sub> ) <sup>(1)</sup>	+4.5 V to +6.5 V
Ground voltage (V <sub>SS</sub> ) <sup>(2)</sup>	0 V

**NOTES:** 1. V<sub>CC</sub> = V<sub>CCA</sub> = V<sub>CDD</sub>.  
2. V<sub>SS</sub> = V<sub>SSA</sub> = V<sub>SSD</sub>.

1

## DC PARAMETERS (DIE)

Symbol	Parameters	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions
V <sub>IL</sub>	Input Low Voltage			0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0			V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 4.0 mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> -0.4			V	I <sub>OH</sub> = - 10 μA
V <sub>OH1</sub>	$\overline{\text{OVF}}$ Output High Voltage	2.4			V	I <sub>OH</sub> = - 1.6 mA
V <sub>OH2</sub>	$\overline{\text{EOM}}$ Output High Voltage	V <sub>CC</sub> -1.0	V <sub>CC</sub> -0.8		V	I <sub>OH</sub> = - 3.2 mA
I <sub>CC</sub>	V <sub>CC</sub> Current (Operating)		25	30	mA	R <sub>EXT</sub> = ∞ <sup>(3)</sup>
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby)		1	10	μA	(2)
I <sub>IL</sub>	Input Leakage Current			±1	μA	
I <sub>ILPD</sub>	Input Current HIGH w/Pull Down			130	μA	Force V <sub>CC</sub> <sup>(4)</sup>
R <sub>EXT</sub>	Output Load Impedance	16			Ω	Speaker Load
R <sub>MIC</sub>	Preamp In Input Resistance	4	9	15	KΩ	MIC and MIC REF Pads
R <sub>AUX</sub>	AUX INput Resistance	5	11	20	KΩ	
R <sub>ANA IN</sub>	ANA IN Input Resistance	2.3	3	5	KΩ	

## DC PARAMETERS (DIE) – CONTINUED

Symbol	Parameters	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions
A <sub>PRE1</sub>	Preamp Gain 1	21	24	26	dB	AGC = 0.0 V
A <sub>PRE2</sub>	Preamp Gain 2		- 15	5	dB	AGC = 2.5 V
A <sub>AUX</sub>	AUX IN/SP+ Gain		0.98	1.0	V/V	
A <sub>ARP</sub>	ANA IN to SP+/- Gain	21	23	26	dB	
R <sub>AGC</sub>	AGC Output Resistance	2.5	5	9.5	KΩ	

- NOTES:**
1. Typical values @  $T_A = 25^\circ \text{C}$  and 5.0 V.
  2. All Min/Max limits are guaranteed by ISD via electrical testing or characterization. Not all specifications are 100% tested.
  3.  $V_{CCA}$  and  $V_{CCD}$  connected together.
  4. XCLK pad only.

1

## AC PARAMETERS (DIE)

Symbol	Characteristic	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions	
F <sub>S</sub>	Sampling Frequency	— ISD2532*	8.0		KHz	(7)	
		— ISD2540*	6.4		KHz	(7)	
		— ISD2548*	5.3		KHz	(7)	
		— ISD2564*	4.0		KHz	(7)	
		— ISD2560	8.0		KHz	(7)	
		— ISD2575	6.4		KHz	(7)	
		— ISD2590	5.3		KHz	(7)	
	— ISD25120	4.0		KHz	(7)		
F <sub>CF</sub>	Filter Pass Band	— ISD2532*	3.4		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>	
		— ISD2540*	2.7		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>	
		— ISD2548*	2.3		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>	
		— ISD2564*	1.7		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>	
		— ISD2560	3.4		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>	
		— ISD2575	2.7		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>	
		— ISD2590	2.3		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>	
	— ISD25120	1.7		KHz	3 dB Roll-Off Point <sup>(3) (8)</sup>		
T <sub>REC</sub>	Record Duration	— ISD2532*		32.0	sec		
		— ISD2540*		40.0	sec		
		— ISD2548*		48.0	sec		
		— ISD2564*		64.0	sec		
		— ISD2560	58.1	60.0	62.0	sec	Commercial Operation
		— ISD2575	72.6	75.0	77.5	sec	Commercial Operation
		— ISD2590	87.1	90.0	93.0	sec	Commercial Operation
	— ISD25120	116.1	120.0	123.9	sec	Commercial Operation	

## AC PARAMETERS (DIE) – CONTINUED

Symbol	Characteristic	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions	
T <sub>PLAY</sub>	Playback Duration	— ISD2532*	32.0		sec	(7)	
		— ISD2540*	40.0		sec	(7)	
		— ISD2548*	48.0		sec	(7)	
		— ISD2564*	64.0		sec	(7)	
		— ISD2560	58.1	60.0	62.0	sec	Commercial Operation <sup>(7)</sup>
		— ISD2575	72.6	75.0	77.5	sec	Commercial Operation <sup>(7)</sup>
		— ISD2590	87.1	90.0	93.0	sec	Commercial Operation <sup>(7)</sup>
	— ISD25120	116.1	120.0	123.9	sec	Commercial Operation <sup>(7)</sup>	
T <sub>CE</sub>	$\overline{\text{CE}}$ Pulse Width		100		nsec		
T <sub>SET</sub>	Control/Address Setup Time		300		nsec		
T <sub>HOLD</sub>	Control/Address Hold Time		0		nsec		
T <sub>PUD</sub>	Power-Up Delay	— ISD2532*	25.0		msec		
		— ISD2540*	31.3		msec		
		— ISD2548*	37.5		msec		
		— ISD2564*	50.0		msec		
		— ISD2560	24.1	25.0	27.8	msec	Commercial Operation
		— ISD2575	30.2	31.3	34.3	msec	Commercial Operation
		— ISD2590	36.2	37.5	40.8	msec	Commercial Operation
	— ISD25120	48.2	50.0	53.6	msec	Commercial Operation	
T <sub>PDR</sub>	PD Pulse Width Record	— ISD2532*	25		msec		
		— ISD2540*	31.25		msec		
		— ISD2548*	37.5		msec		
		— ISD2564*	50.0		msec		
		— ISD2560	25		msec		
		— ISD2575	31.25		msec		
		— ISD2590	37.5		msec		
	— ISD25120	50.0		msec			
T <sub>PDP</sub>	PD Pulse Width Play	— ISD2532*	12.5		msec		
		— ISD2540*	15.625		msec		
		— ISD2548*	18.75		msec		
		— ISD2564*	25.0		msec		
		— ISD2560	12.5		msec		
		— ISD2575	15.625		msec		
		— ISD2590	18.75		msec		
	— ISD25120	25.0		msec			
T <sub>PDS</sub>	PD Pulse Width Static		100		nsec	(6)	
T <sub>PDH</sub>	Power Down Hold		0		nsec		


## AC PARAMETERS (DIE) – CONTINUED

Symbol	Characteristic	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions
T <sub>EOM</sub>	EOM Pulse Width		— ISD2532*	12.5		msec
			— ISD2540*	15.625		msec
			— ISD2548*	18.75		msec
			— ISD2564*	25.0		msec
			— ISD2560	12.5		msec
			— ISD2575	15.625		msec
			— ISD2590	18.75		msec
	— ISD25120	25.0	msec			
T <sub>OVF</sub>	Overflow Pulse Width		6.5		μsec	
THD	Total Harmonic Distortion		1	3	%	@ 1 KHz
P <sub>OUT</sub>	Speaker Output Power		12.2	50	mW	R <sub>EXT</sub> = 16 Ω <sup>(4)</sup>
V <sub>OUT</sub>	Voltage Across Speaker Pins			2.5	V p-p	R <sub>EXT</sub> = 600 Ω
V <sub>IN1</sub>	MIC Input Voltage			20	mV	Peak-to-Peak <sup>(5)</sup>
V <sub>IN2</sub>	ANA IN Input Voltage			50	mV	Peak-to-Peak
V <sub>IN3</sub>	Aux Input Voltage			1.25	V	Peak-to-Peak; R <sub>EXT</sub> = 16 Ω


- NOTES:**
1. Typical values @  $T_A = 25^\circ\text{C}$  and 5.0 V.
  2. All Min/Max limits are guaranteed by ISD via electrical testing or characterization. Not all specifications are 100% tested.
  3. Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions).
  4. From AUX IN; if ANA IN is driven at 50 mV p-p, the  $P_{OUT}=12.2$  mW, typical.
  5. With 5.1 KΩ series resistor at ANA IN.
  6.  $T_{PDS}$  is required during a static condition, typically overflow.
  7. Sampling Frequency and Playback Duration can vary as much as  $\pm 2.25\%$  over the commercial temperature range and voltage range. For greater stability, an external clock can be utilized (see Pin Descriptions).
  8. Filter specification applies to the antialiasing filter and the smoothing filter.

## TYPICAL PARAMETER VARIATION WITH VOLTAGE AND TEMPERATURE (DIE)


**RECORD MODE OPERATING CURRENT ( $I_{CC}$ )**




**STANDBY CURRENT ( $I_{SB}$ )**



**TOTAL HARMONIC DISTORTION**




**OSCILLATOR STABILITY**



6.5 Volts     
  5.5 Volts     
  4.5 Volts

1

## ISD2500 APPLICATION EXAMPLE – DESIGN SCHEMATIC



**NOTES:** \* Pin identifications for the ISD2532/40/48/64 devices which differ from those of the ISD2560/75/90/120 devices are indicated.

\*\* If desired, pin 18 (PDIP package) may be left unconnected (microphone preamplifier noise will be higher). In this case, pin 18 must not be tied to any other signal or voltage. Additional design example schematics are provided in the Application Notes and Design Manual in this book.

## APPLICATION EXAMPLE – BASIC DEVICE CONTROL

Control Step	Function	Action
1	Power up chip and select Record/Playback mode	1. PD = LOW, 2. P/R = As desired
2	Set message address for Record/Playback	Set addresses A0–A9
3A	Begin Playback	P/R = HIGH, CE = Pulsed LOW
3B	Begin Record	P/R = LOW, CE = LOW
4A	End Playback	Automatic
4B	End Record	PD or CE = HIGH

## APPLICATION EXAMPLE – PASSIVE COMPONENT FUNCTIONS

Part	Function	Comments
R1	Microphone power supply decoupling	Reduces power supply noise
R2	Release time constant	Sets release time for AGC
R3, R5	Microphone biasing resistors	Provides biasing for microphone operation
R4	Series limiting resistor	Reduces level to prevent distortion at higher supply voltages.
R6	Series limiting resistor	Reduces level to high supply voltages
C1, C5	Microphone DC-blocking capacitor Low-frequency cutoff	Decouples microphone bias from chip. Provides single-pole low-frequency cutoff and common mode noise rejection.
C2	Attack/Release time constant	Sets attack/release time for AGC
C3	Low-frequency cutoff capacitor	Provides additional pole for low-frequency cutoff
C4	Microphone power supply decoupling	Reduces power supply noise
C6, C7, C8	Power supply capacitors	Filter and bypass of power supply

1

## EXPLANATION

In this simplified block diagram of a microcontroller application, the Push-Button mode and message cueing are used. The microcontroller is a 16-pin version with enough port pins for buttons, an LED, and the ISD2500 Series device. The software can be written to use three buttons: one each for play and record, and one for message selection. Because the microcontroller is interpreting the buttons and commanding the ISD2500 device, software can be written for any functions desired in a particular application.


### NOTE

*ISD does not recommend connecting address lines directly to a microprocessor bus. Address lines should be externally latched.*





### ISD2500 APPLICATION EXAMPLE – PUSH-BUTTON



**NOTES:** \* Pin identifications for the ISD2532/40/48/64 devices which differ from those of the ISD2560/75/90/120 devices are indicated.

\*\* For more details, please refer to the ISD Application Notes and Design Manual.

1

### APPLICATION EXAMPLE – PUSH-BUTTON CONTROL

Control Step	Function	Action
1	Select Record/Playback mode	$P/\bar{R}$ = As desired
2A	Begin Playback	$P/\bar{R}$ = HIGH $\bar{C}E$ = Pulsed LOW
2B	Begin Record	$P/\bar{R}$ = LOW $\bar{C}E$ = Pulsed LOW
3	Pause Record or Playback	$\bar{C}E$ = Pulsed LOW
4A	End Payback	Automatic at EOM marker or PD = Pulsed HIGH
4B	End Record	PD = Pulsed HIGH

## APPLICATION EXAMPLE – PASSIVE COMPONENT FUNCTIONS

Part	Function	Comments
R2	Release time constant	Sets release time for AGC
R4	Series limiting resistor	Reduces level to prevent distortion at higher supply voltages
R6, R7	Pull-up and pull-down resistors	Defines static state of inputs
C1, C4, C5	Power supply capacitors	Filters and bypass of power supply
C2	Attack/Release time constant	Sets attack/release time for AGC
C3	Low-frequency cutoff capacitor	Provides additional pole for low-frequency cutoff


1

## PUSH-BUTTON PARAMETERS


Symbol	Characteristic	Min	Typ (1)	Max	Units	Conditions
T <sub>CE</sub>	$\overline{\text{CE}}$ Pulse Width [Start/Pause]		300		nsec	
T <sub>SET</sub>	Control/Address Setup Time		300		nsec	
T <sub>PUD</sub>	Power-Up Delay — ISD2532* — ISD2540* — ISD2548* — ISD2564* — ISD2560 — ISD2575 — ISD2590 — ISD25120		25 31.25 37.25 50.0 25 31.25 37.25 50.0		msec msec msec msec msec msec msec msec	
T <sub>PD</sub>	PD Pulse Width [Stop/Reset]		300		nsec	
T <sub>RUN</sub>	$\overline{\text{CE}}$ to $\overline{\text{EOM}}$ HIGH	25		400	nsec	
T <sub>PAUSE</sub>	$\overline{\text{CE}}$ to $\overline{\text{EOM}}$ LOW	50		400	nsec	
T <sub>DB</sub>	$\overline{\text{CE}}$ HIGH Debounce — ISD2532* — ISD2540* — ISD2548* — ISD2564* — ISD2560 — ISD2575 — ISD2590 — ISD25120	70 85 105 135 70 85 105 135		105 135 160 215 105 135 160 215	msec msec msec msec msec msec msec msec	

## TIMING DIAGRAMS

## Push-Button Mode Record




## Push-Button Mode Playback



- NOTES:**
1. A9, A8, and A6 = 1 for push-button operation.
  2. The first  $\overline{CE}$  LOW pulse performs a Start function.
  3. The part will begin to play or record after a power-up delay  $T_{PUD}$ .
  4. The part must have  $\overline{CE}$  HIGH for a debounce period  $T_{DB}$  before it will recognize another falling edge of  $\overline{CE}$  and pause.
  5. The second  $\overline{CE}$  LOW pulse, and every even pulse thereafter, performs a Pause function.
  6. Again, the part must have  $\overline{CE}$  HIGH for a debounce period  $T_{DB}$  before it will recognize another falling edge of  $\overline{CE}$ , which would restart an operation. In addition, the part will not do an internal power down until  $\overline{CE}$  is HIGH for the  $T_{DB}$  time.
  7. The third  $\overline{CE}$  LOW pulse, and every odd pulse thereafter, performs a Resume function.
  8. At any time, a HIGH level on PD will stop the current function, reset the address counter, and power down the device.

## ORDERING INFORMATION

### Product Number Descriptor Key



1

When ordering ISD2500 Series devices, please refer to the following valid part numbers.

Part Number	Part Number	Part Number	Part Number
ISD2560E	ISD2575E	ISD2590E	ISD25120P
ISD2560EI	ISD2575EI	ISD2590P	ISD25120X
ISD2560P	ISD2575P	ISD2590S	
ISD2560PI	ISD2575PI	ISD2590T	
ISD2560S	ISD2575S	ISD2590X	
ISD2560SI	ISD2575SI		
ISD2560T	ISD2575T		
ISD2560TI	ISD2575TI		
ISD2560X	ISD2575X		

For the latest product information, access ISD's worldwide website at <http://www.isd.com>.