2-Input AND Gate/CMOS Logic Level Shifter

The MC74VHC1GT08 is an advanced high speed CMOS 2-input AND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The device input is compatible with TTL-type input thresholds and the output has a full 5 V CMOS level output swing. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic-level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply.

The MC74VHC1GT08 input structure provides protection when voltages up to 7 V are applied, regardless of the supply voltage. This allows the MC74VHC1GT08 to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when $V_{CC}=0$ V. These input and output structures help prevent device destruction caused by supply voltage — input/output voltage mismatch, battery backup, hot insertion, etc.

- High Speed: tpD = 3.5 ns (Typ) at VCC = 5 V
- Low Power Dissipation: $I_{CC} = 1 \mu A \text{ (Max)}$ at $T_A = 25^{\circ}\text{C}$
- TTL-Compatible Inputs: V_{IL} = 0.8 V; V_{IH} = 2.0 V
- CMOS–Compatible Outputs: V_{OH} > 0.8 V_{CC}; V_{OL} < 0.1 V_{CC} @Load
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Pin and Function Compatible with Other Standard Logic Families
- Chip Complexity: FETs = 64; Equivalent Gates = 15




Figure 1. Pinout (Top View)




Figure 2. Logic Symbol



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS





Pin 1 d = Date Code



TSOP-5/SOT-23/SC-59 DT SUFFIX CASE 483



Pin 1

d = Date Code

PIN ASSIGNMENT							
1	IN B						
2	IN A						
3	GND						
4	OUT Y						
5	VCC						

FUNCTION TABLE

Inp	uts	Output		
Α	В	Υ		
L	L	L		
L	Н	L		
Н	L	L		
Н	Н	Н		

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

MAXIMUM RATINGS (Note 1)

Symbol	Characteristics	Value	Unit
VCC	DC Supply Voltage	-0.5 to +7.0	V
VIN	DC Input Voltage	-0.5 to +7.0	V
VOUT	DC Output Voltage VCC High or Low St		V
lıK	Input Diode Current	-20	mA
lok	Output Diode Current V _{OUT} < GND; V _{OUT} > V	CC +20	mA
lout	DC Output Current, per Pin	+25	mA
Icc	DC Supply Current, V _{CC} and GND	+50	mA
PD	Power dissipation in still air SC–88A, TSOP-	5 200	mW
θЈА	Thermal resistance SC-88A, TSOP-	5 333	°C/W
TL	Lead temperature, 1 mm from case for 10 s	260	°C
TJ	Junction temperature under bias	+150	°C
T _{stg}	Storage temperature	-65 to +150	°C
VESD	ESD Withstand Voltage Human Body Model (Note Machine Model (Note Charged Device Model (Note	> 200	V
I _{Latch} -Up	Latch–Up Performance Above V _{CC} and Below GND at 125°C (Note	±500	mA

Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those
indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied. Functional
operation should be restricted to the Recommended Operating Conditions.

- 2. Tested to EIA/JESD22-A114-A
- 3. Tested to EIA/JESD22-A115-A
- 4. Tested to JESD22-C101-A
- 5. Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics	Min	Max	Unit	
VCC	DC Supply Voltage		3.0	5.5	V
VIN	DC Input Voltage	0.0	5.5	V	
Vout		V _{CC} = 0 ow State	0.0 0.0	5.5 VCC	V
TA	Operating Temperature Range		- 55	+125	°C
t _r , t _f	Input Rise and Fall Time V _{CC} = 3.3 V _{CC} = 5.0	V ± 0.3 V V ± 0.5 V	0 0	100 20	ns/V

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

DC ELECTRICAL CHARACTERISTICS

			Vaa	Т	A = 25°	С	T _A ≤	85°C	-55 ≤ T _A	_ ≤ 125°C	
Symbol	Parameter	Test Conditions	V _{CC}	Min	Тур	Max	Min	Max	Min	Max	Unit
VIH	Minimum High–Level Input Voltage		3.0 4.5 5.5	1.4 2.0 2.0			1.4 2.0 2.0		1.4 2.0 2.0		٧
V _{IL}	Maximum Low–Level Input Voltage		3.0 4.5 5.5			0.53 0.8 0.8		0.53 0.8 0.8		0.53 0.8 0.8	٧
VOH	Minimum High-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OH} = -50 μA	3.0 4.5	2.9 4.4	3.0 4.5		2.9 4.4		2.9 4.4		V
	VIN = VIH or VIL	VIN = VIH or VIL IOH = -4 mA IOH = -8 mA	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		٧
VOL	Maximum Low–Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OL} = 50 μA	3.0 4.5		0.0 0.0	0.1 0.1		0.1 0.1		0.1 0.1	V
	VIN = VIH or VIL	VIN = VIH or VIL	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	V
IN	Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μА
ICC	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5			1.0		20		40	μΑ
ICCT	Quiescent Supply Current	Input: V _{IN} = 3.4 V	5.5			1.35		1.50		1.65	mA
IOPD	Output Leakage Current	V _{OUT} = 5.5 V	0.0			0.5		5.0		10	μΑ

AC ELECTRICAL CHARACTERISTICS $C_{\mbox{load}}$ = 50 pF, Input $t_{\mbox{\scriptsize f}}$ = $t_{\mbox{\scriptsize f}}$ = 3.0 ns

				T _A = 25°C		$T_A \le 85^{\circ}C$ $-55 \le T_A \le$		≤ 125°C			
Symbol	Parameter	Test Condit	ions	Min	Тур	Max	Min	Max	Min	Max	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Y	V _{CC} = 3.3 ± 0.3 V	C _L = 15 pF C _L = 50 pF		4.1 5.9	8.8 12.3		10.5 14.0		12.5 16.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C _L = 15 pF C _L = 50 pF		3.5 4.2	5.9 7.9		7.0 9.0		9.0 11.0	
C _{IN}	Maximum Input Capacitance				5.5	10		10		10	pF

		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Note 6)	11	pF

^{6.} CpD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC}(OPR) = CpD \cdot V_{CC} \cdot f_{in} + I_{CC}$. CpD is used to determine the no–load dynamic power consumption; $P_D = CpD \cdot V_{CC}^2 \cdot f_{in} + I_{CC} \cdot V_{CC}$.





Figure 4. Switching Waveforms



*Includes all probe and jig capacitance

Figure 5. Test Circuit

DEVICE ORDERING INFORMATION

			Device Nome					
Device Order Number	Circuit Indicator	Temp Range Identifier	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type (Name/SOT#/ Common Name)	Tape and Reel Size
MC74VHC1GT08DFT1	МС	74	VHC1G	T08	DF	T1	SC-88A / SOT-353 / SC-70	178 mm (7") 3000 Unit
MC74VHC1GT08DFT2	МС	74	VHC1G	T08	DF	T2	SC-88A / SOT-353 / SC-70	178 mm (7") 3000 Unit
MC74VHC1GT08DTT1	МС	74	VHC1G	T08	DT	T1	TSOPS / SOT-23 / SC-59	178 mm (7") 3000 Unit




Figure 6. Tape Ends for Finished Goods




Figure 7. SC-70-5/SC-88A/SOT-353 DFT1 Reel Configuration/Orientation




Figure 8. SC-70/SC-88A/SOT-353 DFT2 and SOT23-5/TSOP-5/SC59-5 DTT1 Reel Configuration/Orientation




Figure 9. Reel Dimensions

REEL DIMENSIONS

Tape Size	T and R Suffix	A Max	G	t Max
8 mm	T1, T2	178 mm (7 in)	8.4 mm, + 1.5 mm, -0.0 (0.33 in + 0.059 in, -0.00)	14.4 mm (0.56 in)






Figure 10. Reel Winding Direction


PACKAGE DIMENSIONS

SC-88A / SOT-353 / SC-70 **DF SUFFIX**

5-LEAD PACKAGE CASE 419A-02 ISSUE F








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.


	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
С	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026	BSC	0.65	BSC
Н		0.004		0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008	REF	0.20	REF
S	0.079	0.087	2.00	2.20




PACKAGE DIMENSIONS

TSOP-5 / SOT-23 / SC-59 **DT SUFFIX**

5-LEAD PACKAGE CASE 483-01 **ISSUE B**






NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.1142	0.1220
В	1.30	1.70	0.0512	0.0669
С	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.05	0.0335	0.0413
Н	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
M	0 °	10°	0°	10°
S	2.50	3.00	0.0985	0.1181



ON Semiconductor is a trademark and wis a registered trademark of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.