National Semiconductor

### **PRELIMINARY**

# NMC27C128B High Speed Version 131,072-Bit (16k x 8) UV Erasable CMOS PROM

## **General Description**

The NMC27C128B is a high-speed 128k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements

The NMC27C128B is designed to operate with a single  $\pm 5V$  power supply with  $\pm 5\%$  or  $\pm 10\%$  tolerance. The CMOS design allows the part to operate over extended and military temperature ranges.

The NMC27C128B is packaged in a 28-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.


This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

## **Features**

- Clock sense amps for fast access time down to 150 ns
- Low CMOS power consumption
  - Active Power: 110 mW max
  - Standby Power: 0.55 mW max
- Extended temperature range (NMC27C128BQE), -40°C to +85°C, and military temperature range (NMC27C128BQM), -55°C to +125°C available
- Pin compatible with NMOS 128k EPROMs
- Fast and reliable programming—100 µs typical/byte
- Static operation—no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Optimum EPROM for total CMOS systems
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers

## **Block Diagram**

### NMC27C128B



### Pin Names


A0-A13	Addresses
CE	Chip Enable
ŌĒ	Output Enable
00-07	Outputs
PGM	Program
NC	No Connect

TL/D/9689-1

## **Connection Diagrams**

27C512	27C256	27C64	27C32	27C16
27512	27256	2764	2732	2716
A15	$V_{PP}$	V <sub>PP</sub>		
A12	A12	A12		
A7	<b>A</b> 7	A7	A7	A7
A6	A6	A6	A6	<b>A</b> 6
A5	A5	A5	A5	<b>A</b> 5
A4	A4	A4	A4	A4
А3	А3	А3	А3	<b>A3</b>
A2	A2	A2	A2	A2
A1	<b>A</b> 1	A1	A1	A1
A0	<b>A</b> 0	A0	A0	A0
00	00	00	00	O <sub>0</sub>
01	01	01	01	O <sub>1</sub>
02	02	02	02	02
GND	GND	GND	GND	GND

### NMC27C128B Dual-In-Line Package



27C16	27C32	27C64	27C256	27C512
2716	2732	2764	27256	27512
		Vcc	Vcc	Vcc
		PGM	A14	A14
Vcc	Vcc	NC	A13	A13
A8	A8	A8	A8	A8
A9	A9	<b>A</b> 9	A9	A9
$V_{PP}$	A11	A11	A11	A11
ŌĒ	OE/V <sub>PP</sub>	ŌĒ	ŌĒ	OE/V <sub>PP</sub>
A10	A10	A10	A10	A10
CE/PGM	CE	CE	CE/PGM	CE
07	07	07	O <sub>7</sub>	07
06	06	O <sub>6</sub>	O <sub>6</sub>	06
05	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	05
04	04	04	04	04
03	O <sub>3</sub>	О3	O <sub>3</sub>	О3

TL/D/9689-2

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C128B pins.

### Order Number NMC27C128BQ See NS Package Number J28AQ

Commercial Temp Range (0°C to +70°C)  $V_{CC} = 5V \pm 10\%$ 

Parameter/Order Number	Access Time (ns)
NMC27C128BQ150	150
NMC27C128BQ200	200
NMC27C128BQ250	250

Commercial Temp Range (0°C to +70°C)  $V_{CC} = 5V \pm 5\%$ 

Parameter/Order Number	Access Time (ns)
NMC27C128BQ15	150
NMC27C128BQ20	200
NMC27C128BQ25	250

Extended Temp Range ( $-40^{\circ}$ C to  $+85^{\circ}$ C) V<sub>CC</sub> = 5V  $\pm$  10%

Parameter/Order Number	Access Time (ns)
NMC27C128BQE150	150
NMC27C128BQE200	200

# Military Temp Range ( $-55^{\circ}$ C to $+ 125^{\circ}$ C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C128BQM150	150
NMC27C128BQM200	200

NOTE: For plastic DIP and surface mount PLCC package requirements please refer to NMC27C128BN datasheet.

### COMMERCIAL TEMPERATURE RANGE

**Absolute Maximum Ratings** (Note 1)

Temperature Under Bias -10°C to +80°C Power Dissipation 1.0W

300°C -65°C to +150°C Lead Temperature (Soldering, 10 sec.) Storage Temperature

All Input Voltages except A9 with **ESD Rating** 

(Mil Spec 883C, Method 3015.2) 2000V Respect to Ground (Note 10) +6.5V to -0.6V

**Operating Conditions** (Note 7)

0°C to +70°C

All Output Voltages with  $V_{CC}$  + 1.0V to GND - 0.6V Respect to Ground (Note 10)

Temperature Range V<sub>PP</sub> Supply Voltage and A9 with Respect to Ground V<sub>CC</sub> Power Supply

+ 14.0 V to -0.6 V**During Programming** NMC27C128BQ150, 200, 250

 $+5V \pm 10\%$ V<sub>CC</sub> Supply Voltage with NMC27C128BQ15, 20, 25 ±5V ±5% Respect to Ground +7.0V to -0.6V

**READ OPERATION** 

**DC Electrical Characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = V <sub>CC</sub> or GND		0.01	1	μΑ
ILO	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$		0.01	1	μΑ
I <sub>CC1</sub> (Note 9)	V <sub>CC</sub> Current (Active) TTL Inputs	$\overline{CE} = V_{IL}$ , f = 5 MHz Inputs = $V_{IH}$ or $V_{IL}$ , i/O = 0 mA		10	30	mA
I <sub>CC2</sub> (Note 9)	V <sub>CC</sub> Current (Active) CMOS Inputs	$\overline{CE} = GND, f = 5 MHz$ Inputs = $V_{CC}$ or GND, I/O = 0 mA		8	20	mA
I <sub>CCSB1</sub>	V <sub>CC</sub> Current (Standby) TTL Inputs	$\overline{CE} = V_IH$		0.1	1	mA
I <sub>CCSB2</sub>	V <sub>CC</sub> Current (Standby) CMOS Inputs	$\overline{CE} = V_{CC}$		0.5	100	μΑ
lpp	V <sub>PP</sub> Load Current	$V_{PP} = V_{CC}$			10	μΑ
V <sub>IL</sub>	Input Low Voltage		-0.2		0.8	٧
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.40	٧
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = −2.5 mA	3.5			٧
V <sub>OL2</sub>	Output Low Voltage	I <sub>OL</sub> = 10 μA			0.1	٧
V <sub>OH2</sub>	Output High Voltage	$I_{OH} = -10 \mu\text{A}$	V <sub>CC</sub> - 0.1			V

### **AC Electrical Characteristics**

			NMC27C128B						
Symbol	Parameter	Conditions	Q15, Q150		Q20, Q200		Q25, Q250		Units
			Min	Max	Min	Max	Min	Max	
tACC	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$ $\overline{PGM} = V_{IH}$		150		200		250	ns
t <sub>CE</sub>	CE to Output Delay	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$		150		200		250	ns
toE	OE to Output Delay	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$		60		75		100	ns
t <sub>DF</sub>	OE High to Output Float	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$	0	50	0	55	0	60	ns
t <sub>CF</sub>	CE High to Output Float	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$	0	50	0	55	0	60	ns
tон	Output Hold from Addresses, CE or OE, Whichever Occurred First	<u>CE</u> = <u>OE</u> = V <sub>IL</sub> <u>PGM</u> = V <sub>IH</sub>	0		0		0		ns

## **MILITARY AND EXTENDED TEMPERATURE RANGE**

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias

Operating Temp. Range

Storage Temperature

-65°C to +150°C

All Input Voltages except A9 with

Respect to Ground (Note 10)

+6.5V to -0.6V

All Output Voltages with

Respect to Ground (Note 10) V<sub>CC</sub>+1.0V to GND-0.6V

V<sub>PP</sub> Supply Voltage and A9 with Respect to Ground

**During Programming** 

+ 14.0 V to -0.6 V

V<sub>CC</sub> Supply Voltage with

Respect to Ground

+7.0V to -0.6V

Power Dissipation

1.0W

Lead Temperature (Soldering, 10 sec.)

300°C

**ESD** Rating

(Mil Spec 883C, Method 3015.2)

2000V

## Operating Conditions (Note 7)

Temperature Range

NMC27C128BQE150, 200

-40°C to +85°C

NMC27C128BQM150, 200

-55°C to +125°C

V<sub>CC</sub> Power Supply

 $+5V \pm 10\%$ 

### **READ OPERATION**

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = V <sub>CC</sub> or GND			10	μА
lo	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$			10	μΑ
I <sub>CC1</sub> (Note 9)	V <sub>CC</sub> Current (Active) TTL Inputs	$\overline{CE} = V_{IL}, f = 5 \text{ MHz}$ Inputs = $V_{IH}$ or $V_{IL}, I/O = 0 \text{ mA}$		10	30	mA
ICC2 (Note 9)	V <sub>CC</sub> Current (Active) CMOS Inputs	CE = GND, f = 5 MHz Inputs = V <sub>CC</sub> or GND, I/O = 0 mA		8	20	mA
ICCSB1	V <sub>CC</sub> Current (Standby) TTL Inputs	CE = V <sub>IH</sub>		0.1	1	<≃ mA
CCSB2	V <sub>CC</sub> Current (Standby) CMOS Inputs	CE = V <sub>CC</sub>		0.5	100	μΑ
lpp	V <sub>PP</sub> Load Current	$V_{PP} = V_{CC}$			10	μА
V <sub>IL</sub>	Input Low Voltage		-0.2		0.8	v
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.40	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -1.6 mA	3.5			V
V <sub>OL2</sub>	Output Low Voltage	$I_{OL} = 10 \mu\text{A}$			0.1	V
V <sub>OH2</sub>	Output High Voltage	$I_{OH} = -10 \mu\text{A}$	V <sub>CC</sub> - 0.1			

## **AC Electrical Characteristics**

Symbol							
	Parameter	Conditions	E150, M150		E200, M200		Units
			Min	Max	Min	Max	
t <sub>ACC</sub>	Address to Output Delay	CE = OE = V <sub>IL</sub> PGM = V <sub>IH</sub>		150		200	ns
t <sub>CE</sub>	CE to Output Delay	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$		150		200	ns
t <sub>OE</sub>	OE to Output Delay	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$		60		75	ns
t <sub>DF</sub>	OE High to Output Float	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$	0	50	0	55	ns
t <sub>CF</sub>	CE High to Output Float	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$	0	50	0	55	ns
t <sub>OH</sub>	Output Hold from Addresses, CE or OE, Whichever Occurred First	CE = OE = V <sub>IL</sub> PGM = V <sub>IH</sub>	0	-	0		ns

## Capacitance $T_A = +25^{\circ}C$ , f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	12	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	9	12	рF

## **AC Test Conditions**

Output Load

1 TTL Gate and

Timing Measurement Reference Level

 $C_L = 100 pF (Note 8)$ 

Inputs

0.8V and 2V

Input Rise and Fall Times

≤5 ns

Outputs


0.8V and 2V

TL/D/9689-3

Input Pulse Levels

0.45V to 2.4V

## AC Waveforms (Notes 6, 7 & 9)



Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3:  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}-t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impacting  $t_{\text{ACC}}$ .

Note 4: The  $t_{\mbox{\footnotesize{DF}}}$  and  $t_{\mbox{\footnotesize{CF}}}$  compare level is determined as follows:

High to TRI-STATE, the measured  $V_{\mbox{OH1}}$  (DC) -0.10V;

Low to TRI-STATE, the measured  $V_{OL1}$  (DC)  $\pm 0.10V$ .

Note 5: TRI-STATE may be attained using  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V<sub>CC</sub> and GND.

Note 7: The outputs must be restricted to  $V_{CC} + 1.0V$  to avoid latch-up and device damage.

Note 8: 1 TTL Gate:  $I_{OL}$  = 1.6 mA,  $I_{OH}$  =  $-400~\mu A$ .

C<sub>L</sub>: 100 pF includes fixture capacitance.

Note 9: V<sub>PP</sub> may be connected to V<sub>CC</sub> except during programming.

Note 10: Inputs and outputs can undershoot to -2.0 V for 20 ns Max.

	Parameter	Conditions	Min	Тур	Max	Units
t <sub>AS</sub>	Address Setup Time		1			μs
toes	OE Setup Time		1			μs
tces	CE Setup Time	ŌĒ = V <sub>IH</sub>	1	· ·		μs
t <sub>DS</sub>	Data Setup Time		1			μs
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		1			μs
tvcs	V <sub>CC</sub> Setup Time		1	-v		<u>-</u>
t <sub>AH</sub> Address Hold Time			0	·		µS
t <sub>DH</sub>	Data Hold Time		1	<del></del>		μS
t <sub>DF</sub>	Output Enable to Output Float Delay	CE = V <sub>IL</sub>	0		60	μs ns

 $\overline{CE} = V_{IL}$ 

 $\overline{CE} = V_{IL}$ 

 $\overline{PGM} = V_{IL}$ 

95

20

6.0

12.5

5

2.4

8.0

0.8

100

25

6.25

12.75

0.0

4.0

1.5

1.5

105

100

30

10

30

6.5

13.0

0.45

2.0

2.0

ns

μs

ns

mΑ

mΑ

°C

٧

٧

ns

٧

٧

٧

# **Programming Waveforms** (Note 3)

Program Pulse Width

Vpp Supply Current During

Data Valid from OE

Programming Pulse

V<sub>CC</sub> Supply Current

Temperature Ambient

Power Supply Voltage

Input Rise, Fall Time

Input Low Voltage

Input High Voltage

Programming Supply Voltage

Input Timing Reference Voltage

**Output Timing Reference Voltage** 

tpw

<sup>t</sup>OE

IPР

Icc

 $T_{A}$ 

 $V_{CC}$ 

 $V_{PP}$ 


t<sub>FR</sub>

 $V_{\text{IL}}$ 

 $V_{I\underline{H}}$ 

ŧιΝ

tout




TL/D/9689-4


Note 1: National's standard product warranty applies to devices programmed to specifications described herein.

Note 2: V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. The EPROM must not be inserted into or removed from a board with voltage applied to Vpp or VCC.

Note 3: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across Vpp, Vcc to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings.





## **Functional Description**

### **DEVICE OPERATION**

The six modes of operation of the NMC27C128B are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are  $V_{CC}$  and  $V_{PP}$ . The  $V_{PP}$  power supply must be at 12.75V during the three programming modes, and must be at  $V_{CC}$  in the other three modes. The  $V_{CC}$  power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

#### **Read Mode**

The NMC27C128B has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin ( $\overline{PGM}$ ) should be at V<sub>IH</sub> except during programming. Assuming that addresses are stable, address access time (t<sub>ACC</sub>) is equal to the delay from  $\overline{CE}$  to output (t<sub>CE</sub>). Data is available at the outputs t<sub>OE</sub> after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least t<sub>ACC</sub>-t<sub>OE</sub>.

The sense amps are clocked for fast access time.  $V_{CC}$  should therefore be maintained at operating voltage during read and verify. If  $V_{CC}$  temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

#### Standby Mode

The NMC27C128B has a standby mode which reduces the active power dissipation by over 99%, from 110 mW to 0.55 mW. The NMC27C128B is placed in the standby mode by applying a CMOS high signal to the  $\overline{\text{CE}}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  input.

### **Output OR-Tying**

Because NMC27C128Bs are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{\text{CE}}$  (pin 20) be decoded and used as the pri-

mary device selecting function, while  $\overline{OE}$  (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

#### **Programming**

CAUTION: Exceeding 14V on pin 1 (Vpp) will damage the NMC27C128B.

Initially, and after each erasure, all bits of the NMC27C128B are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The NMC27C128B is in the programming mode when the V<sub>PP</sub> power supply is at 12.75V and  $\overline{OE}$  is at V<sub>IH</sub>. It is required that at least a 0.1  $\mu$ F capacitor be placed across V<sub>PP</sub>, V<sub>CC</sub> to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

For programming,  $\overline{\text{CE}}$  should be kept TTL low at all times while Vpp is kept at 12.75V

When the address and data are stable, an active low, TTL program pulse is applied to the  $\overline{PGM}$  input. A program pulse must be applied at each address location to be programmed. The NMC27C128B is programmed with the Fast Programming Algorithm shown in *Figure 1*. Each Address is programmed with a series of 100  $\mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100  $\mu$ s pulse.

Note: Some programmer manufacturers due to equipment limitation may offer interactive program Algorithm (shown in Figure 2).

The NMC27C128B must not be programmed with a DC signal applied to the  $\overline{\text{PGM}}$  input.

Programming multiple NMC27C128Bs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C128Bs may be connected together when they are programmed with the same data. A low level TTL pulse applied to the  $\overline{PGM}$  input programs the paralleled NMC27C128Bs.

**TABLE I. Mode Selection** 

I ADEL I. Mode ocioation						
Pins Mode	CE (20)	OE (22)	PGM (27)	V <sub>PP</sub> (1)	V <sub>CC</sub> (28)	Outputs (11–13, 15–19)
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>CC</sub>	5V	D <sub>OUT</sub>
Standby	V <sub>IH</sub>	Don't Care	Don't Care	V <sub>CC</sub>	5V	Hi-Z
Output Disable	Don't Care	V <sub>IH</sub>	V <sub>IH</sub>	Vcc	5V	Hi-Z
Program	V <sub>IL</sub>	V <sub>iH</sub>	V <sub>IL</sub>	12.75V	6.25V	D <sub>IN</sub>
Program Verify	VIL	V <sub>IL</sub>	VIH	12.75V	6.25V	D <sub>OUT</sub>
Program Inhibit	V <sub>IH</sub>	Don't Care	Don't Care	12.75V	6.25V	Hi-Z

# Functional Description (Continued) Program Inhibit

Programming multiple NMC27C128s in parallel with different data is also easily accomplished. Except for  $\overline{\text{CE}}$  all like inputs (including  $\overline{\text{OE}}$  and  $\overline{\text{PGM}}$ ) of the parallel NMC27C128Bs may be common. A TTL low level program pulse applied to an NMC27C128B's  $\overline{\text{PGM}}$  input with  $\overline{\text{CE}}$  at V<sub>IL</sub> and V<sub>PP</sub> at 12.75V will program that NMC27C128Bs from being programmed.

### **Program Verify**

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with  $V_{PP}$  at 12.75V.  $V_{PP}$  must be at  $V_{CC}$  except during programming and program verify.

### **MANUFACTURER'S IDENTIFICATION CODE**

The NMC27C128B has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C128B is "8F83", where "8F" designates that it is made by National Semiconductor, and "83" designates a 128k part.

The code is accessed by applying 12.0V  $\pm 0.5$ V to address pin A9. Addresses A1-A8, A10-A13,  $\overline{\text{CE}}$ , and  $\overline{\text{OE}}$  are held at V<sub>IL</sub>. Address A0 is held at V<sub>IL</sub> for the manufacturer's code, and at V<sub>IH</sub> for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at 25°C  $\pm$ 5°C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

### **ERASURE CHARACTERISTICS**

The erasure characteristics of the NMC27C128B are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range.

After programming opaque labels should be placed over the NMC27C128B's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27C128B is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15W-sec/cm².

The NMC27C128B should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C128B erasure time for various light intensities.

An erasure system should be cailbrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

### SYSTEM CONSIDERATION

The power switching characteristics of this device require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V<sub>CC</sub> transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1  $\mu F$  ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between  $V_{\mbox{\footnotesize{CC}}}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A0 (10)	0 <sub>7</sub> (19)	0 <sub>6</sub> (18)	0 <sub>5</sub> (17)	0 <sub>4</sub> (16)	0 <sub>3</sub> (15)	0 <sub>2</sub> (13)	0 <sub>1</sub> (12)	0 <sub>0</sub> (11)	Hex Data
Manufacturer Code	٧ <sub>L</sub>	1	0	0	0	1	1	1	1	8F
Device Code	$V_{IH}$	1	0	0	0	0	0	1	1	83

TABLE III. Minimum NMC27C128B Erasure Time

Light Intensity (μW/cm²)	Erasure Time (Minutes)				
15,000	20				
10,000	25				
5,000	50				