



SCAN12100 1228.8 and 614.4 Mbps CPRI SerDes with Auto RE Sync and Precision Delay Calibration Measurement

General Description

The SCAN12100 is a 1228.8 and 614.4 Mbps serializer/deseralizer (SerDes) for high-speed bidirectional serial data transmission over FR-4 printed circuit board backplanes, balanced cables, and optical fiber. The SCAN12100 integrates precision delay calibration measurement (DCM) circuitry that measures link delay components to better than \pm 800 ps accuracy.

The SCAN12100 features independent transmit and receive PLLs, on-chip oscillator, and intelligent clock management circuitry to automatically perform remote radio head synchronization and reduce the cost and complexity of external clock networks.

The SCAN12100 is programmable though an MDIO interface as well as through pins, featuring configurable transmitter deemphasis, receiver equalization, speed rate selection, internal pattern generation/verification, and loop back modes. In addition to at-speed BIST, the SCAN12100 includes IEEE 1149.1 and 1149.6 testability.


Note: For a full SCAN12100 datasheet please contact your local National Semiconductor representitive


Features

- Exceeds LV and HV CPRI voltage and jitter requirements
- 1228.8, and 614.4 Mbps operation
- Pin and package compatibility with the SCAN25100
- Integrated delay calibration measurement (DCM) directly measures T14 and Toffset delays to ≤ ± 800 ps

- DCM also measures chip and other delays to ≤ ± 1200 ps accuracy
- Deterministic chip latency
- Automatic receiver lock and RE synchronization without reference clock or external crystal
- Independent transmit and receive PLLs for seamless RE synchronization
- Low noise recovered clock output
- Requires no jitter cleaning in single-hop applications
- >8 kV ESD on the CML IO, >7 kV on all other pins, >2 kV CDM
- Hot plug protection
- LOS, LOF, 8b/10b line code violation, comma, and receiver PLL lock reporting
- Programmable hyperframe length and start of hyperframe character
- Programmable transmit de-emphasis and receive equalization with on-chip termination
- Advanced testability features
 - ___ IEEE 1149.1 and 1149.6
 - At-speed BIST pattern generator/verifier
 - Multiple loopback modes
- 1.8V or 3.3V compatible parallel bus interface
- 100-pin TQFP package with exposed dap
- Industrial –40 to +85° C temperature range







Pin #	Pin Name	I/O, Type	Description
HIGH SPE	ED DIFFERENT	IAL I/O	· · · · · · · · · · · · · · · · · · ·
12	DOUTP	O, CML	Inverting and non-inverting high speed CML differential outputs of the serializer. On
11	DOUTN		chip termination resistors connect from DO+ and DO- to an internal reference
18	RINP	I, CML	Inverting and non-inverting high speed differential inputs of the deseralizer. On-chip
17	RINN		termination resistors connect from RI+ and RI– to an internal reference. On-chip termination resistors are configured for AC-coupled applications.
PARALLE	L DATA BUS		
65	DIN [0]	I, LVTTL or 1.8V	Transmit data word.
66	DIN [1]	LVCMOS Internal	
67	DIN [2]	pull down	 In 10-bit mode, the 10-bit code-group at DIN [0–9] is serialized with the internal 8b/
68	DIN [3]		10b encoder disabled. Bit 9 is the msb.
69	DIN [4]		
70	DIN [5]		The 8B/10B specification is defined in IEEE 802.3-2000 section 36.2.2
71	DIN [6]		
72	DIN [7]		
73	DIN [8]		
74	DIN [9]		
53	ROUT [0]	O, LVTTL or 1.8V	Deserialized receive data word.
53 54	ROUT [1]	LVCMOS Internal	
55	ROUT [2]	pull down	In 10 bit mode, DOUT [0, 0] is the descriptized reasined data word in 10 bit and aroun
56	ROUT [3]		In 10-bit mode, ROUT [0-9] is the deserialized received data word in 10-bit code group Bit 9 is the msb.
50 57	ROUT [4]		
58	ROUT [5]		
58 59	ROUT [6]		The 8B/10B specification is defined in IEEE 802.3-2000 section 36.2.2
60	ROUT [7]		
61	ROUT [8]		
62	ROUT [9]		
6	REFCLKP	I, LVDS or	Inverting and non-inverting differential serializer reference clock. A low jitter clock
0 7	REFCLKN	LVPECL	source should be connected to REFCLKP & REFCLKN.
64	TXCLK	I, LVTTL or 1.8V	Transmit clock. TXCLK must be synchronous to REFCLK to avoid FIFO under/
		LVCMOS Internal	overflow though it may differ in phase.
		pull down	
52	RXCLK	LVCMOS	Write mode: RXCLK is recovered clock output pin.
			Read mode: RXCLK is an input pin. ROUT [9:0] are latched out on RXCLK rising an
			falling edges. RXCLK must be synchronous to the incoming serial data to avoid FIF
			over/underflow, though it may differ in phase. See RXCLKMODE pin description fo
			more details.
22	SYSCLKP	O, LVDS	30.72 MHz output clock. (OPMODE must be low.)
23	SYSCLKN		
INE STA	TUS		
78	LOS	O, LVTTL or 1.8V LVCMOS	Receiver CPRI loss of signal (LOS) status (8-bit mode only).
			0 = signal detected (per CPRI standard)
			1 = signal lost (per CPRI standard)
77	LOCKB	O, LVTTL or 1.8V	Receiver PLL lock status
		LVCMOS	0 = Receiver PLL locked
			1 = Receiver PLL not locked

Pin #	Pin Name	I/O, Type			Description			
79	CDET	O, LVTTL or 1.8V LVCMOS	Comma Detect. 0 = no comma y		the incoming serial stream or receiver PLL not locke			
			1 – the receiver	DI L is looked a	nd a positiva or pogativa comma bit poguance detecto			
					nd a positive or negative comma bit sequence detecte e serial to parallel converter is aligned to the proper 1			
					a alignment is enabled (CALIGN_EN = 1).			
CONTROL				ary when comin				
82	PE [0]	I, LVTTL or 1.8V	Transmitter de-	emphasis conf	iguration			
81	PE [1]	LVCMOS Internal			MDIO control, default is no de-emphasis.			
•	[.]	pull down	PE1	PE0				
			0	0	No de-emphasis			
			0	1	Low de-emphasis			
			1	0	Medium de-emphasis			
			1	1	Maximum de-emphasis			
88	EQ [0]	I, LVTTL or 1.8V	Receive input e					
89	EQ [1]	LVCMOS Internal		-	MDIO control, default is no receive equalization.			
00		pull down	EQ1	EQ0				
			0	0	No receive equalization			
			0	1	No receive equalization			
			0		Low receive equalization			
				0	Medium receive equalization			
			1 1 Maximum receive equalization					
90 91	TXPWDNB RXPWDNB	I, LVTTL or 1.8V LVCMOS Internal	•					
		pull down	1 = Transmitter RXPWDNB 0 = Receiver is	is powered up powered dowr	and ROUT [9:0] as well as LOS, LOCKB, CDET,			
			RXCLK, and S 1 = Receiver is	powered up.	n impedance.			
92	CALIGN_EN	I, LVTTL or 1.8V LVCMOS Internal pull down	incoming comm 1 = comma dete	nment circuitry a characters. (ect and alignm	disabled. Receiver will not realign 10-bit data based of CDET pin still flags comma detection. ent circuitry enabled. Receiver aligns 10-bit data to dflags comma detect through CDET pin.			
93	RXCLKMODE	I, LVTTL or 1.8V LVCMOS Internal	Receiver recove					
		pull down	(RXCLK = outp	-	a recovered clock output.			
			· ·	. RXCLK pin is	ROUT [9:0] bus read input strobe.			
80	VSEL	I, LVTTL or 1.8V LVCMOS Internal pull down	Selects whether 0 = 1.8V LVCM	single-ended	data and control pins are 3.3V LVTTL or 1.8V LVCMO to ground and power IOVDD at 1.8 V. IOVDD supply and power IOVDD at 3.3 V.			
94	OPMODE	I, LVTTL or 1.8V LVCMOS Internal	Selects SerDes					
		pull down	0 = Base station					
05			1 = Reserved fo		to DLL a and MDLQ registers			
95	RESETB	I, LVTTL or 1.8V LVCMOS Internal	Hardware SerD	es reset. Hese	ts PLLs and MDIO registers.			
		pull down	0 = Hardware S					
	1	1	1 = Normal ope					

Pin #	Pin Name	I/O, Type			Description
96	SPMODE [0]	I, LVTTL or 1.8V			IODE must be low)
97	SPMODE [1]	LVCMOS Internal	Pulling both pins	low enables MD	IO control.
		pull down	SPMODE [1]	SPMODE [0]	
			0	0	Rate selected via MDIO
			0	1	614.4 Mbps rate mode
			1	0	1228.8 Mbps rate mode
			1	-	
			1	1	Reserved
98	TENBMODE	I, LVTTL or 1.8V LVCMOS, Internal pull down	0 = Selects 8-bit 1 = Selects 10-bi	pecification is de mode. Enables t mode. Bypasse	fined in IEEE 802.3-2000 section 36.2.2 the internal 8b/10b encoder and decoder. es internal 8b/10b encoder and decoder.
99 100	LOOP [0] LOOP [1]	I, LVTTL or 1.8V LVCMOS, Internal pull down	Loop back config Pulling both pins Note: During Spe is disabled.	low enables MD	IO control.) loop back mode, the output de-emphasis control
			LOOP [1]	LOOP [0]	
			0	0	Normal mode—no loop back
			0	1	Line (remote) loop back mode
			-		
			1	0	Local loop back mode
			1	1	Special line (remote) loop back mode
MDC/MDIO) 				
30	MDC	3.3V LVTTL	MDC/MDIO conf	iguration bus.	
31	MDIO	Internal pull up on	Protocol per IEEI	E 802.2ae-2002	MDC/MDIO Clause 45. These pins are 3.3V LVTT
37	ADD0	ADDR pins	compatible, not 1	.2V signal comp	atible.
	ADD1		•	•	
36					
36 35					
35	ADD2				
35 34	ADD2 ADD3				
35 34 33	ADD2 ADD3 ADD4				
35 34 33 IEEE 1149.	ADD2 ADD3 ADD4 1 (JTAG)				
35 34 33 IEEE 1149. 45	ADD2 ADD3 ADD4 1 (JTAG) TDI	3.3V LVTTL	JTAG test bus fo	r IEEE 1149.1 a	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO	Internal pull up on	JTAG test bus fo	r IEEE 1149.1 a	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS	Internal pull up on TDI, TMS, and	JTAG test bus fo	r IEEE 1149.1 a	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK	Internal pull up on	JTAG test bus fo	r IEEE 1149.1 a	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB	Internal pull up on TDI, TMS, and	JTAG test bus fo	r IEEE 1149.1 a	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB	Internal pull up on TDI, TMS, and	JTAG test bus fo	r IEEE 1149.1 a	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB	Internal pull up on TDI, TMS, and	JTAG test bus fo Reserved.	r IEEE 1149.1 a	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS	Internal pull up on TDI, TMS, and			nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1	Internal pull up on TDI, TMS, and	Reserved.		nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2	Internal pull up on TDI, TMS, and TRSTB	Reserved. Tie with 5 KΩ res	sistor to ground.	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20,	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1	Internal pull up on TDI, TMS, and	Reserved.	sistor to ground.	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47,	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2	Internal pull up on TDI, TMS, and TRSTB	Reserved. Tie with 5 KΩ res	sistor to ground.	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES1 RES2 AVDD18	Internal pull up on TDI, TMS, and TRSTB	Reserved. Tie with 5 KΩ res 1.8V analog sup	sistor to ground. ply.	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21,	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2	Internal pull up on TDI, TMS, and TRSTB	Reserved. Tie with 5 KΩ res	sistor to ground. ply.	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33	Internal pull up on TDI, TMS, and TRSTB I I, Power	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp	sistor to ground. bly.	
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33	Internal pull up on TDI, TMS, and TRSTB	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp	sistor to ground. bly.	nd 1149.6 support.
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42 1, 2, 28, 29	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33 PVDD33	Internal pull up on TDI, TMS, and TRSTB I I, Power	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp 3.3V PLL supply 1.8V or 3.3V para	sistor to ground. bly. bly. (minimize suppl allel I/O bus and	y noise to < 100 mV peak-to-peak).
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42 1, 2, 28, 29	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33 PVDD33	Internal pull up on TDI, TMS, and TRSTB I I, Power I, Power I, Power	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp 3.3V PLL supply 1.8V or 3.3V para	sistor to ground. bly. bly. (minimize suppl allel I/O bus and	y noise to < 100 mV peak-to-peak).
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42 1, 2, 28, 29 50, 51, 76, 87	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33 PVDD33	Internal pull up on TDI, TMS, and TRSTB I I, Power I, Power I, Power	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp 3.3V PLL supply 1.8V or 3.3V para	sistor to ground. bly. bly. (minimize suppl allel I/O bus and	y noise to < 100 mV peak-to-peak).
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42 1, 2, 28, 29 50, 51, 76, 87 GROUND	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33 IOVDD	Internal pull up on TDI, TMS, and TRSTB I I, Power I, Power I, Power I, Power	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp 3.3V PLL supply 1.8V or 3.3V para See VSEL pin de	sistor to ground. bly. bly. (minimize suppl allel I/O bus and	y noise to < 100 mV peak-to-peak).
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42 1, 2, 28, 29 50, 51, 76, 87 GROUND 3, 4, 5, 10,	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33 PVDD33	Internal pull up on TDI, TMS, and TRSTB I I, Power I, Power I, Power	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp 3.3V PLL supply 1.8V or 3.3V para	sistor to ground. bly. bly. (minimize suppl allel I/O bus and	y noise to < 100 mV peak-to-peak).
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42 1, 2, 28, 29 50, 51, 76, 87 GROUND 3, 4, 5, 10, 13, 16, 19,	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33 IOVDD	Internal pull up on TDI, TMS, and TRSTB I I, Power I, Power I, Power I, Power	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp 3.3V PLL supply 1.8V or 3.3V para See VSEL pin de	sistor to ground. bly. bly. (minimize suppl allel I/O bus and	y noise to < 100 mV peak-to-peak).
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42 1, 2, 28, 29 50, 51, 76, 87 GROUND 3, 4, 5, 10, 13, 16, 19, 24, 25, 26,	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33 IOVDD	Internal pull up on TDI, TMS, and TRSTB I I, Power I, Power I, Power I, Power	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp 3.3V PLL supply 1.8V or 3.3V para See VSEL pin de	sistor to ground. bly. bly. (minimize suppl allel I/O bus and	y noise to < 100 mV peak-to-peak).
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42 1, 2, 28, 29 50, 51, 76, 87 GROUND 3, 4, 5, 10, 13, 16, 19, 24, 25, 26, 27, 39, 40,	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33 IOVDD	Internal pull up on TDI, TMS, and TRSTB I I, Power I, Power I, Power I, Power	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp 3.3V PLL supply 1.8V or 3.3V para See VSEL pin de	sistor to ground. bly. bly. (minimize suppl allel I/O bus and	y noise to < 100 mV peak-to-peak).
35 34 33 IEEE 1149. 45 41 44 43 46 RESERVEI 83 84 POWER 9, 15, 20, 32, 38, 47, 85 8, 14, 21, 42 1, 2, 28, 29 50, 51, 76, 87 GROUND 3, 4, 5, 10,	ADD2 ADD3 ADD4 1 (JTAG) TDI TDO TMS TCK TRSTB D PINS RES1 RES2 AVDD18 AVDD33 IOVDD	Internal pull up on TDI, TMS, and TRSTB I I, Power I, Power I, Power I, Power	Reserved. Tie with 5 KΩ res 1.8V analog supp 3.3V analog supp 3.3V PLL supply 1.8V or 3.3V para See VSEL pin de	sistor to ground. bly. bly. (minimize suppl allel I/O bus and	y noise to < 100 mV peak-to-peak).

0
2
Ы
Ξ
Z
4
Ö
S

Pin #	Pin Name	I/O, Type	Description				
GROUND	DAP	-					
101	GND	I, Ground	Device ground. Pad must be soldered and contected to GND plane with a minin of 8 thermal vias to achieve specified thermal performance.				
Note: I= inp resistor	out O = output	Internal pull down = inp	but pin is pulled low by an internal resistor Internal pull up = input pin is pulled high by an internal				

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (AV _{DD18})	-0.3V to +2.0V
Supply Voltage (PV_{DD} , IOV_{DD})	-0.3V to +3.6V
Supply Voltage (AV _{DD33})	-0.3V to +3.6V
LVCMOS Input Voltage	–0.3V to (IOV _{DD} + 0.5V)
LVCMOS Output Voltage	–0.3V to (IOV _{DD} + 0.5V)
MDC/MDIO/ADD[0:4],VSEL Input Volta	ige
-0.3V	/ to (AV _{DD33} + 0.5V)
MDIO Output Voltage	–0.3V to (AV _{DD33} + 0.5V)
CML Receiver Input Voltage	–0.3V to (AV _{DD} + 0.3V)
CML Receiver Output Voltage	–0.3V to (AV _{DD} + 0.3V)
Junction Temperature	+125°C
Storage Temperature	–65°C to +150°C
Lead Temperature	235 °C
Soldering, 10–20 sec Lead-free +260°C flow is available	235 0
Maximum Package Power Dissipation a	at 25°C
Ŭ I	
100-pin TQFP with Exposed Pad	4.16 W
Note: This is the maximum TQFP-100 p dissipation capability. For SCAN12100 see the information in the Electrical Cha	power dissipation,

Derating above 25°C Thermal Resistance , θ_{JA} (0 airflow)	41.6 mW/°C 24.0°C/W
ESD Rating CML RIN/DOUT Pins	
HBM, 1.5 kΩ, 100 pF	>8 kV
EIAJ, 0Ω, 200 pF	>250V
CDM	>2 kV
All Other Pins	
HBM, 1.5 kΩ, 100 pF	>7 kV
EIAJ, 0Ω, 200 pF	>250V
CDM	>2 kV

Recommended Operating Conditions

	Min	Тур	Max	Unit
Supply Voltage				
AV _{DD18}	1.7	1.8	1.9	V
AV _{DD33} , PV _{DD33}	3.135	3.3	3.465	V
IOV _{DD} (1.8V Mode)	1.7	1.8	1.9	V
IOV _{DD} (3.3V Mode)	3.135	3.3	3.465	V
Temperature	-40	25	85	°C
Junction temperature			125	°C
Supply Noise (Peak-to-Peak)			<100	mV

Symbol	Parameter	Condition	Min	Typ (Note 2)	Max	Units
LVCMOS D	C SPECIFICATIONS (1.8V I/O)					
V _{IH}	High level input voltage		0.65V _{DD}			۷
V _{IL}	Low level input voltage				0.35V _{DD}	۷
I _{IN}	Input Current	V _{IN} = 0V or 1.9V	-10		+50	μA
V _{OH}	High level output voltage	I _{OH} = -2 mA	1.2			V
V _{OL}	Low level output voltage	I _{OL} = 2 mA			0.45	V
l _{oz}	Power Down Output Current	Power down	-20		+20	μA
C _{IO}	Input/Output Capacitance	Typical		2.8		pF
LVCMOS D	C SPECIFICATIONS (3.3V I/O)		Ŀ			
V _{IH}	High level input voltage		2			V
V _{IL}	Low level input voltage				0.8	V
IN	Input Current	V _{IN} = 0V or 3.465V	-10		+50	μA
V _{OH}	High level output voltage	$I_{OH} = -2 \text{ mA}$	2.4			V
V _{OL}	Low level output voltage	I _{OL} = 2 mA			0.4	۷
l _{oz}	Power Down Output Current	Power down	-20		+20	μA
C _{IO}	Input/Output Capacitance	Typical		2.8		pF
JTAG DC S	PECIFICATIONS (3.3V I/O)		·		••	
V _{IH}	High level input voltage		2			V
V _{IL}	Low level input voltage				0.8	V
IN	Input Current	V _{IN} = 0V or 3.465V	-35		+50	μA
V _{OH}	High level output voltage	$I_{OH} = -2 \text{ mA}$	2.4			V

Symbol	Parameter	Condition	Min	Typ (Note 2)	Max	Units
V _{OL}	Low level output voltage	I _{OL} = 2 mA			0.4	V
C _{IO}	Input/Output Capacitance	Typical		2.8		pF
MDIO/MDC	ADD0-4 DC SPECIFICATIONS					
V _{IH}	High level input voltage		2.0		3.465	V
V _{IL}	Low level input voltage		GND		0.8	V
I _{IN}	Input Current	V _{IN} = 0 or 3.465V	-150		150	μA
V _{OH}	High level output voltage	$I_{OH} = -2 \text{ mA}$	2.4			V
V _{OL}	Low level output voltage	I _{OL} = 2 mA			0.4	V
l _{oz}	Power Down Output Current	Power down	-100		+100	μA
C _{IO}	Input/Output Capacitance	Typical		2.8		pF
POWER CO	NSUMPTION (Powerdown)	· · · · · ·				-1
P _{PDN}	Powerdown Mode	Rx and Tx Powerdown		25	40	mW
	NDED REFCLK INPUT SPECIFICAT	TIONS				
VIDSREFCLK	Differential input voltage		± 100			mV _{P-P}
V _{ICM}	Common mode voltage		0.05V		2.4V	V
f _{REF}	REFCLK frequency	OPMODE = 0 (BTS SerDes Mode)	30	30.72	31.5	MHz
df _{REF}	REFCLK frequency variation	Variation from nominal frequency	-100		100	ppm
t _{REF-DC}	REFCLK duty cycle	Between 50% of the differential voltage across REFCLKP and REFCLKN	45		55	%
t _{REF-X}	REFCLK transition time	Transition time between 20% and 80% of the differential voltage across REFCLKP and REFCLKN		300		pS
SYSCLK D	COUTPUT SPECIFICATIONS					_L
V _{OD}	Differential Output Voltage	R _L = 100Ω	± 250	± 330	± 450	mV
V _{OS}	Offset Voltage	-	1.125	1.20	1.375	V
l _{os}	Output Short Circuit Current	Output pair shorted together and tied to GND			35	mA
I _{oz}	Power Down Output Current	Power down	-30		+30	μA
	TER SERIAL TIMING SPECIFICATION	DNS		. <u>.</u>		_L
V _{OD}	Output differential voltage swing	PE[1]=0, PE[0]=0	± 550	± 700	± 800	mVp-p
		PE[1]=0, PE[0]=1		± 630		mVp-p
		PE[1]=1, PE[0]=0		± 500		mVp-p
		PE[1]=1, PE[0]=1	± 200	± 360	± 450	mVp-p
R _{DO}	Output differential resistance		80	100	120	Ω
R _o	Output Return Loss	Frequency = 1.229 GHz		-13.4		dB
t _R , t _F	Serial data output transition time (Notes 10, 14)	Measured between 20% and 80%	80	100	130	ps
JIT _{T-DJ}	Serial data output deterministic jitter (Notes 3, 10)	Output CJPAT with BER of 10 ⁻¹² (Note 4)			0.14	Ulp-p
JIT _{T-TJ}	Serial data output total jitter (Notes 3, 10)	Output CJPAT pattern with BER of 10 ⁻¹² (Note 4)			0.279	Ulp-p
t _{LAT-T}	Transmit latency (Note 7)	614.4 Mbps		310		ns
		1.228 Gbps		155		
t _{DO-LOCK}	Maximum lock time	K28.5 pattern at 1228.8 Mbps		110	130	us
RECEIVER	SERIAL TIMING SPECIFICATIONS					
V _{ID}	Input voltage	RINP - RINN	± 100		± 1100	mVp-p
V _{CMR}	Receiver common mode voltage			0.9		V
R _R	Differential Input Terminations		80	100	120	Ω

Symbol	Parameter	Condition	Min	Typ (Note 2)	Max	Units
RLR _I	Input Return Loss (Note 10)	Frequency = 1.229 GHz		-20	-15	dB
LAT-R	Receive latency (Note 8)	614.4 Mbps		280		ns
		1.228 Gbps		140		ns
JIT _{R-TOL}	Total input jitter tolerance (Note 10)	Input CJPAT with BER of 10 ⁻¹² (Note 4)			0.66	Ulp-p
R-LOCK	Receiver lock range	Input data rate reference to local transmit data rate.	-200		+200	ppm
R-LOCK	Maximum lock time	K28.5 pattern at 1228.8 Mbps			1	ms
				11	•	
S-T	Setup Time	DIN [9:0] valid to TXCLK rising or falling edge	0.5			ns
н-т	Hold Time	TXCLK rising or falling edge to DIN [9:0] valid	0.5			ns
DC	Duty cycle	TXCLK duty cycle	45		55	%
TXCLK	TXCLK frequency		30		62.5	MHz
		(Read Mode RXCLKMODE=1)		<u> </u>		L
PDRX	RXCLK Propagation Delay	RXCLK rising or falling edge to ROUT [9:0] valid	2	4	6	ns
DC	Duty cycle	RXCLK input duty cycle	45		55	%
RXCLKR	RXCLK input frequency	RXCLK input frequency	30		62.5	MHz
t _R , t _F	Output data transition time	For ROUT [0-9], LOCK, etc. pins. Measured between 20% and 80% levels		0.35		ns
RECEIVER	UUTPUT TIMING SPECIFICATIONS					
S-R	Setup Time	ROUT [9:0] valid to RXCLK rising or falling edge (Note 9)	2.2			ns
H-R	Hold Time	RXCLK rising or falling edge to ROUT [9:0] valid (Note 9)	2.4			ns
DC	Duty cycle	RXCLK duty cycle	45		55	%
RXCLK	RXCLK frequency		30		62.5	MHz
t _R , t _F	Output data transition time	For ROUT [0-9], LOCK, etc. pins. Measured between 20% and 80% levels		0.35		ns
CDET OUT	PUT TIMING SPECIFICATIONS (Rea	ad Mode RXCLKMODE=1)				
PDCD	CDET Propagation Delay	RXCLK rising or falling edge to CDET	2	4	6	ns
DET OUT	PUT TIMING SPECIFICATIONS (Wri	te Mode RXCLKMODE=0) (Note 5)				
S-C	Setup Time	CDET valid to RXCLK rising or falling edge	2.6			ns
H-C	Hold Time	RXCLK rising or falling edge to CDET valid	2.6			ns
SYSCLK L	DS OUTPUT TIMING SPECIFICATI	ONS				•
SYSCLKNDC	Duty cycle		40		60	%
JIT _{SYSCLK}	Cycle to cycle jitter	(Note 10)		40	65	ps p-p
_R , t _F	Output transition time	Between 20% and 80% levels (Note 10)	0.1		0.3	ns
MDC/MDIO	TIMING SPECIFICATIONS (Clause	45)				
f _{MDC}	MDC Frequency		0		2.5	MHz
t _{S-MDIO}	Setup Time	MDIO (input) valid to MDC rising clock	10			ns

Symbol	Parameter	Condition	Min	Typ (Note 2)	Мах	Units
t _{H-MDIO}	Hold Time	MDC rising edge to MDIO (input) invalid	10			ns
t _{D-MDIO}	Delay Time	MDIO (output) delay from MDC rising edge	0		300	ns
t _{x-MDIO}	Transition Time	Measured at MDIO when used as output, CL = 470 pF		1		ns
MINIMUM F	PULSE WIDTH, Hardware Reset (No	te 11)				
t _{TX-RST}	Transmiter Reset	TXPWDNB = 0		1		us
t _{RX-RST}	Receiver Reset	RXPWDNB = 0		1		us
t _{RST}	SerDes Reset	RESETB = 0		1		us
JTAG TIMII	NG SPECIFICATIONS					
f _{JTAG}	JTAG TCK Frequency	R _L = 1000Ω, C _L = 15 pF	25			MHz
t _{R-J} t _{F-J}	TDO data transition time (20% to 80%)			2		ns
t _{s-TDI}	Setup Time TDI to TCK High or Low	-	2			ns
t _{H-TDI}	Hold Time TDI to TCK High or Low		2			ns
t _{s-TMS}	Setup Time TMS to TCK High or Low	-	2			ns
t _{н-тмs}	Hold Time TMS to TCK High or Low		2			ns
t _{w-тск}	TCK Pulse Width		10			ns
t _{w-TRST}	TRSTB Pulse Width		2.5			ns
t _{REC}	Recovery Time TRSTB to TCK		14			ns
DELAY CA	LIBRATION MEASUREMENT (DCM)	(Notes 10, 12, 13)				
Т ₁₄	T ₁₄ Delay Accuracy	Receive and Transmit PLLs locked			± 800	ps
T _{offset}	T _{offset} Delay Accuracy	to valid hyperframe data.			± 800	ps
T _{ser}	Serializer Delay Accuracy				± 1200	ps
T _{des}	Deserializer Delay Accuracy				± 1200	ps
T _{in-out}	T _{in-out} Delay Accuracy				± 1200	ps
T _{out-in}	T _{out-in} Delay Accuracy	Ī			± 1200	ps

Note 1: "Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

Note 2: Typical parameters are measured at nominal supply levels and $T_A = 25^{\circ}C$. They are for reference purposes and are not production-tested.

Note 3: Transmit Jitter testing methodology is defined in Appendix 48B of IEEE 802.2ae-2002. The SCAN12100 transmit output jitter is constant for all valid CPRI datarates. The transmit jitter is significantly less than the specified limits in terms of UI.

Note 4: CJPAT is a stress pattern defined in IEEE 802.2ae-2002 Appendix 48A

Note 5: CDET nominal valid duration is determined by the CPRI data rate. CDET timing is similar to the ROUT[0:9] timing.

Note 6: Transmit or Receive K28.5 pattern. Assumes TXCLK is stable and toggles only after all SerDes clocks become synchronous.

Note 7: Transmit latency is fixed once the link is established and is guaranteed by the Tser specification.

Note 8: Receive latency is fixed once the link is established and is guaranteed by the Tdes specification.

Note 9: Receiver output timing specifications for TS-R and TH-R are tested at the CPRI rate of 1.2288 Gbps.


Note 10: Limits are guaranteed by design and characterization over process, supply voltage, and temperature variations.

Note 11: Limits are guaranteed by design.

Note 12: Serial side DCM readings are referenced to the first bit of the K28.5 pattern {110000 0101 001111 1010}. Parallel side DCM readings are referenced to the TXCLK or RXCLK edge (not the data edge) that registers the K character as an input or output.

Note 13: DCM readings are valid when the RXCLK pin on the SCAN12100 is used as an output in "WRITE" mode (RXCLKMODE = 0) and IOVDD = 3.3V.


Note 14: Edge rate characterization includes the loading effects of 1.0 uF AC-coupling capacitors and 4 inches of 100 ohm differential microstrip.



Register Description

The SCAN12100 implements the device ID of 61 (0x3D.) Other registers defined by 802.3ae-2002 are not implemented in SCAN12100. The SCAN12100 has a rich MDIO register set to allow the chip to be controlled and monitored through software. Certain functions such as BIST and delay calibration are only accessible through MDIO. The type of registers used in SCAN12100 are RW, RC, RO, and WC. RW is a read and write register. RC is a read and clear register. Upon reading the value of the RC register through MDIO, the register will reset its value. WC is a write and clear register. Write and clear registers are used for reset operations. A re-read of the WC register is necessary to verify the register has been cleared.

Address	Name	Access	Description
(hex)			
0	RESERVED	RW	Reserved.
1	POWERDOWN	RW	Transmiter and Receiver POWERDOWN control.
2	OUI	RO	OUI.
3	OUI Revision	RO	OUI, Device Product and Revision information.
4	RESET	RC	Transmiter and Receiver RESET control.
5	Rx Equalization	RW	CPRI LOF (Loss of Frame) bypass and Receiver EQ control.
6	Tx De-Emphasis	RW	Hyperframe size and Transmitter De-Emphasis control.
7	LOOPBACK	RW	Selects Normal, Line and Local Loopback.
8	MDIO	RO	Required by MDIO.
9	BIST	RW	Pattern and Enable control for Trasmit and Receive BIST.
А	Speed Mode	RW/Pin OW	Selects CPRI speed mode.
В	BIST Status	RC	BIST status information.
С	RESERVED	RO	Reserved.
D	DCM Start	RC	Initiates or restarts Delay Calibration Measurement.
E	OUI Duplicate	RO	Duplicate of Register Address 2.
F	OUI Rev. Duplicate	RO	Duplicate of Register Address 3.
10	LOF	RC	CPRI Loss of Frame (LOF) counter.
11	LOS	RC	CPRI Loss of Sync (LOS) counter.
12	Rx Lock	RC	Receiver Loss of Lock (LOCKB) counter.
13	Loss of Clock	RO	Loss of Transmit and/or Receive clock.
14	PLL Status	RO	Tx and Rx PLL status.
15	Hyperframe Length	RW	Programmable Hyperframe Length control.
16-17	DCM Trigger	RW	Delay Calibration Trigger pattern.
18	Reserved	RW	Reserved.
19	Hyperframe Tuning	RW	Programmable Hyperframe size and DCM enable
1A-1D	Reserved	RO	Reserved.
1E	T14 Lower	RO	T14 Measurement.
1F	T14 Upper	RO	T14 Measurement.
20	Toffset Lower	RO	Toffset Measurement.
21	Toffset Upper	RO	Toffset Measurement.
22	Tser Lower	RO	Tser Measurement.
23	Tser Upper	RO	Tser Measurement.
24	Tdes Lower	RO	Tdes Measurement.
25	Tdes Upper	RO	Tdes Measurement.
26	Tin-out Lower	RO	Tin-out Measurement.
27	Tin-out Upper	RO	Tin-out Measurement.
28	Tout-in Lower	RO	Tout-in Measurement.
29	Tout-in Upper	RO	Tout-in Measurement.



See www.national.com/quality/marking_conventions.html for additional part marking information

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2006 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560