


RABBIT 2000™

EASY REFERENCE


Pin Chart

PIN	NAME	ALT FUNCTION	OUTPUT	INPUT
1	CLK			
2	VSS			
3	VDD			
4	/CS2			
5	/CS1			
6	/OE0			
7	A10			
8	/CS0			
9	/RESET			
10	D6			
11	D5			
12	D4			
13	D3			
14	D2			
15	D1			
16	D0			
17	A0			
18	A1			
19	A2			
20	A3			
21	PE7	/ISC		
22	PE6			
23	PE5			
24	PE4			
25	PE3			
26	PE2			
27	VSS			
28	VDD			
29	PE1			
30	PE0			
31	/NWR			
32	/NOR			
33	/BUSEN			
34	/WDOUT			
35	SMODE1			
36	SMODE0			
37	/RESET			
38	STATUS			
39	VSS			
40	XTAL1			
41	XTAL2			
42	VBAT			
43	PD7	ARXA		
44	PD6	ATXA		
45	PD5	ASRX		
46	PD4	ATXB		
47	PD3			
48	PD2			
49	PD1			
50	PD0			
51	PC7	RXA		
52	VSS			
53	VDD			
54	PC5	TXA		
55	PC5	RXB		
56	PC4	TXB		
57	PC3	RXC		
58	PC2	TXC		
59	PC1	RXD		
60	PC0	TXD		
61	A4			
62	A5			
63	A6			
64	A7			
65	A12			
66	A15			
67	A16			
68	A18			
69	/WE0			
70	A17			
71	A14			
72	A13			
73	A9			
74	A8			
75	A19			
76	OE1			
77	VSS			
78	VDD			
79	A19			
80	/WE1			
81	PA0	SD0		
82	PA1	SD1		
83	PA2	SD2		
84	PA3	SD3		
85	PA4	SD4		
86	PA5	SD5		
87	PA6	SD6		
88	PA7	SD7		
89	VSS			
90	XTALB1			
91	XTALB2			
92	VDD			
93	PB0	CLKB		
94	PB1	CLKA		
95	PB2	/SWR		
96	PB3	/SRD		
97	PB4	SA0		
98	PB5	SA1		
99	PB6			
100	PB7	/SLAVEATTN		


Memory Management Unit



Timer A



Timer B




Processor Mode Select

SMODE1	SMODE0	BOOTSTRAP OPERATION	BOOTSTRAP OPERATION
0	0	BOOTSTRAP DISABLED	NORMAL PROCESSOR OPERATION (CODE FETCHED FROM MEMORY)
0	1	SLAVE PORT SPDRK USED FOR BOOTSTRAP OPERATION	ASYNCHRONOUS SERIAL CLOCKED SERIAL PORT A ON PARALLEL PORT C USED FOR BOOTSTRAP OPER. MAX EXTERNAL CLOCK RATE = PCLK/8
1	0	ASYNCHRONOUS SERIAL CLOCKED SERIAL PORT A ON PARALLEL PORT C USED FOR BOOTSTRAP OPER. MAX EXTERNAL CLOCK RATE = PCLK/8	ASYNCHRONOUS SERIAL CLOCKED SERIAL PORT A ON PARALLEL PORT C USED FOR BOOTSTRAP OPER. REQUIRED BAUD RATE = 3000


External I/O

I/O ADDRESS	I/O BANK	CTL REGISTER	PORT
A15 A14 A13	1 1 1	IB7CR (0x87) W	I7
	1 1 0	IB6CR (0x86) W	I6
	1 0 1	IB5CR (0x85) W	I5
	1 0 0	IB4CR (0x84) W	I4
	0 1 1	IB3CR (0x83) W	I3
	0 1 0	IB2CR (0x82) W	I2
	0 0 1	IB1CR (0x81) W	I1
	0 0 0	IB0CR (0x80) W	I0


Global Control/Status GCSR (0x00) R/W




Global Output Control Register GOCR (0x0E) W




Global Clock Double Register GCDR (0x0F) W




Real Time Clock Control Register RTCCR (0x01) W




Watchdog Timer Watchdog Timer Control Register WDTCSR (0x08) W



Parallel Ports



Serial Ports



Slave Port

